|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
10712711
|
Filing Dt:
|
11/12/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
SIMULATION OF COMPLEX SYSTEM ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10714243
|
Filing Dt:
|
11/13/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
STACKED GATE MEMORY CELL WITH ERASE TO GATE, ARRAY, AND METHOD OF MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10717149
|
Filing Dt:
|
11/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
|
Title:
|
METHOD OF FORMING A LOW VOLTAGE GATE OXIDE LAYER AND TUNNEL OXIDE LAYER IN AN EEPROM CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10718748
|
Filing Dt:
|
11/21/2003
|
|
Title:
|
EMBEDDED MEMORY WITH SECURITY ROW LOCK PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10721355
|
Filing Dt:
|
11/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR CHANNEL ESTIMATION IN WLAN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10722819
|
Filing Dt:
|
11/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
|
Title:
|
SERIAL PERIPHERAL INTERFACE (SPI) APPARATUS WITH WRITE BUFFER FOR IMPROVING DATA THROUGHPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10723103
|
Filing Dt:
|
11/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
|
Title:
|
CUSTOMIZED MICROELECTRONIC DEVICE AND METHOD FOR MAKING CUSTOMIZED ELECTRICAL INTERCONNECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10724927
|
Filing Dt:
|
12/01/2003
|
|
Title:
|
FAN CONTROL SYSTEM WITH IMPROVED TEMPERATURE RESOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
10725183
|
Filing Dt:
|
12/01/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
|
Title:
|
FLEXIBLE ADAPTATION ENGINE FOR ADAPTIVE TRANSVERSAL FILTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10729605
|
Filing Dt:
|
12/05/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
|
Title:
|
MEMORY DEVICE AND METHOD OF OPERATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
10733152
|
Filing Dt:
|
12/10/2003
|
|
Title:
|
METHOD AND APPARATUS FOR VENDOR-SPECIFIC DEVICE COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10737676
|
Filing Dt:
|
12/15/2003
|
|
Title:
|
EEPROM ARCHITECTURE AND PROGRAMMING PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10737689
|
Filing Dt:
|
12/15/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
|
Title:
|
SEEK WINDOW VERIFY PROGRAM SYSTEM AND METHOD FOR A MULTILEVEL NON-VOLATILE MEMORY INTEGRATED CIRCUIT SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10739797
|
Filing Dt:
|
12/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
|
Title:
|
AMPLIFIER CIRCUIT WITH COMMON MODE FEEDBACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10740331
|
Filing Dt:
|
12/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
|
Title:
|
DIGITALLY CONTROLLED TUNER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
10740971
|
Filing Dt:
|
12/19/2003
|
|
Title:
|
SYSTEM AND METHOD FOR AUTHENTICATION OF EMBEDDED RAID ON A MOTHERBOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
10741234
|
Filing Dt:
|
12/19/2003
|
|
Title:
|
SYSTEM AND METHOD FOR AUTHENTICATION OF EMBEDDED RAID ON A MOTHERBOARD HAVING INPUT/OUTPUT PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10741986
|
Filing Dt:
|
12/19/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
|
Title:
|
HIGH FREQUENCY POWER DETECTOR WITH DBM-LINEAR CHARACTERISTIC AND METHOD OF REGULATING THE POWER OF AN ELECTRICAL HF-OSCILLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10748540
|
Filing Dt:
|
12/29/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
LOW VOLTAGE CMOS BANDGAP REFERENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10749342
|
Filing Dt:
|
12/31/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
CIRCUIT FOR AUTO-CLAMPING INPUT PINS TO A DEFINITE VOLTAGE DURING POWER-UP OR RESET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10751210
|
Filing Dt:
|
12/31/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
|
Title:
|
MICROCONTROLLER INSTRUCTION SET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10753273
|
Filing Dt:
|
01/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
|
Title:
|
HIGH PRECISION DIGITAL-TO-ANALOG CONVERTER WITH OPTIMIZED POWER CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10753849
|
Filing Dt:
|
01/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
|
Title:
|
CIRCUIT ARRANGEMENT AND METHOD FOR DERIVING ELECTRICAL POWER FROM AN ELECTROMAGNETIC FIELD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10753859
|
Filing Dt:
|
01/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
|
Title:
|
RECEIVING/BACKSCATTERING ARRANGEMENT AND METHOD WITH TWO MODULATION MODES FOR WIRELESS DATA TRANSMISSION AS WELL AS MODULATION ARRANGEMENT THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10757830
|
Filing Dt:
|
01/13/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
|
Title:
|
METHOD OF PROGRAMMING ELECTRONS ONTO A FLOATING GATE OF A NON-VOLATILE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
10758952
|
Filing Dt:
|
01/16/2004
|
|
Title:
|
Battery charging and discharging by using a bi-directional transistor
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10759796
|
Filing Dt:
|
01/16/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
|
Title:
|
AUTOFAN COMBINATION OF ZONES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10761876
|
Filing Dt:
|
01/21/2004
|
|
Title:
|
VERTICAL GATE CMOS WITH LITHOGRAPHY-INDEPENDENT GATE LENGTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10762679
|
Filing Dt:
|
01/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
|
Title:
|
AUTOMATIC DRIVE ICON ASSIGNMENT BY MEDIA TYPE IN SINGLE SLOT USB CARD READERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10762684
|
Filing Dt:
|
01/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR POWER REDUCTION IN SYSTEMS HAVING REMOVABLE MEDIA DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
10764381
|
Filing Dt:
|
01/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
|
Title:
|
WIDE DYNAMIC RANGE AND HIGH SPEED VOLTAGE MODE SENSING FOR A MULTILEVEL DIGITAL NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10766276
|
Filing Dt:
|
01/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR ROUTING DATA BETWEEN USB PORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10767248
|
Filing Dt:
|
01/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
|
Title:
|
MULTI-OPERATIONAL AMPLIFIER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
10771268
|
Filing Dt:
|
02/03/2004
|
|
Title:
|
METHOD AND APPARATUS FOR PACKET GROOMING AND AGGREGATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10773021
|
Filing Dt:
|
02/04/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
|
Title:
|
CIRCUIT ARRANGEMENT FOR SIGNAL DETECTION HAVING CURRENT MIRROR WITH CASCODE COUPLED TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
10776154
|
Filing Dt:
|
02/11/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
|
Title:
|
CLOCK-LESS SERIAL DATA INTERFACE USING A SINGLE PIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10776397
|
Filing Dt:
|
02/10/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
|
Title:
|
SELF ALIGNED METHOD OF FORMING A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH BURIED BIT-LINE AND VERTICAL WORD LINE TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10779351
|
Filing Dt:
|
02/12/2004
|
|
Title:
|
HARDWARE I/O CONTROL BLOCK ARRAY FOR MIRRORED DATA TRANSFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10779416
|
Filing Dt:
|
02/12/2004
|
|
Title:
|
METHOD FOR CONFIGURING A SINGLE HARDWARE I/O CONTROL BLOCK ARCHITECTURE FOR USE WITH BOTH MIRRORED AND NON-MIRRORED DATA TRANSFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10781063
|
Filing Dt:
|
02/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
|
Title:
|
ACCURATE TESTING OF TEMPERATURE MEASUREMENT UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10784837
|
Filing Dt:
|
02/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
|
Title:
|
MAPPING A PLURALITY OF SENSORS TO RESPECTIVE ZONES IN A FAN CONTROL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10785160
|
Filing Dt:
|
02/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
|
Title:
|
TWIN EEPROM MEMORY TRANSISTORS WITH SUBSURFACE STEPPED FLOATING GATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10787387
|
Filing Dt:
|
02/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
|
Title:
|
LOW CAPACITANCE ESD-PROTECTION STRUCTURE UNDER A BOND PAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10788536
|
Filing Dt:
|
02/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
|
Title:
|
PIN OR NIP LOW CAPACITANCE TRANSIENT VOLTAGE SUPPRESSORS AND STEERING DIODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10789903
|
Filing Dt:
|
02/27/2004
|
|
Title:
|
HIGHLY ACCURATE SWITCHED CAPACITOR DAC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10795027
|
Filing Dt:
|
03/04/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS OF TEMPERATURE COMPENSATION FOR INTEGRATED CIRCUIT CHIP USING ON-CHIP SENSOR AND COMPUTATION MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
10795740
|
Filing Dt:
|
03/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
|
Title:
|
CURRENT-MODE DIRECT CONVERSION RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
10796771
|
Filing Dt:
|
03/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
|
Title:
|
MICROCONTROLLER INSTRUCTION SET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10797156
|
Filing Dt:
|
03/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
|
Title:
|
CIRCUIT AND A METHOD TO SCREEN FOR DEFECTS IN AN ADDRESSABLE LINE IN A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10797207
|
Filing Dt:
|
03/09/2004
|
|
Title:
|
DIFFERENTIAL NON-VOLATILE CONTENT ADDRESSABLE MEMORY CELL AND ARRAY USING PHASE CHANGING RESISTOR STORAGE ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
10797296
|
Filing Dt:
|
03/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
|
Title:
|
BURIED BIT LINE NON-VOLATILE FLOATING GATE MEMORY CELL WITH INDEPENDENT CONTROLLABLE CONTROL GATE IN A TRENCH, AND ARRAY THEREOF, AND METHOD OF FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
10798393
|
Filing Dt:
|
03/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
|
Title:
|
AUTOMATIC GAIN CONTROL AND ITS CONTROLLING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10801435
|
Filing Dt:
|
03/15/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
|
Title:
|
SYSTEM, APPARATUS AND METHOD FOR CONTAMINANT REDUCTION IN SEMICONDUCTOR DEVICE FABRICATION EQUIPMENT COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10801726
|
Filing Dt:
|
03/15/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
|
Title:
|
MANAGEMENT SYSTEM FOR HARDWARE NETWORK DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2009
|
Application #:
|
10805441
|
Filing Dt:
|
03/22/2004
|
|
Title:
|
MULTI-FUNCTION BYPASS PORT AND PORT BYPASS CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10806598
|
Filing Dt:
|
03/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
|
Title:
|
SWITCHED CAPACITOR SIGNAL SCALING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10809659
|
Filing Dt:
|
03/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
|
Title:
|
HIGH VOLTAGE ESD-PROTECTION STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10810033
|
Filing Dt:
|
03/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
|
Title:
|
HIGH EFFICIENCY, LOW COST, CHARGE PUMP CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
10810035
|
Filing Dt:
|
03/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
|
Title:
|
NON-VOLATILE TRANSISTOR MEMORY ARRAY INCORPORATING READ-ONLY ELEMENTS WITH SINGLE MASK SET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10810271
|
Filing Dt:
|
03/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR IMPROVED HIGH-SPEED FEC ADAPTIVE EQUALIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
10812958
|
Filing Dt:
|
03/31/2004
|
|
Title:
|
MEMORY EGRESS SELF SELECTION ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10814443
|
Filing Dt:
|
03/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR COMPENSATING FOR BITLINE LEAKAGE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10814811
|
Filing Dt:
|
03/31/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
|
Title:
|
INTEGRATED CIRCUIT DELIVERING LOGIC LEVELS AT A VOLTAGE INDEPENDENT FROM THE MAINS VOLTAGE, WITH NO ATTACHED REGULATOR FOR THE POWER SECTION, AND CORRESPONDING COMMUNICATION MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
10817619
|
Filing Dt:
|
04/15/1980
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS TO ELIMINATE GALVANIC CORROSION ON COPPER DOPED ALUMINUM BOND PADS ON INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10818189
|
Filing Dt:
|
04/05/2004
|
|
Title:
|
IN-PHASE AND QUADRATURE DECISION FEEDBACK EQUALIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10818590
|
Filing Dt:
|
04/05/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
|
Title:
|
SELF ALIGNED METHOD OF FORMING A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH BURIED BIT-LINE AND RAISED SOURCE LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
10818865
|
Filing Dt:
|
04/06/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
|
Title:
|
ON-CHIP POWER SUPPLY INTERFACE WITH LOAD-INDEPENDENT CURRENT DEMAND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
10819319
|
Filing Dt:
|
04/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
COMPLEMENTARY CODE KEYING (CCK) SEQUENTIALLY DECODING APPARATUS AND PROCESS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
10820381
|
Filing Dt:
|
04/08/2004
|
|
Title:
|
SYSTEMS AND METHODS FOR ACTIVELY-PEAKED CURRENT-MODE LOGIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10822944
|
Filing Dt:
|
04/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
ISOLATION-LESS, CONTACT-LESS ARRAY OF NONVOLATILE MEMORY CELLS EACH HAVING A FLOATING GATE FOR STORAGE OF CHARGES, AND METHODS OF MANUFACTURING, AND OPERATING THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10824016
|
Filing Dt:
|
04/13/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
|
Title:
|
METHOD OF MANUFACTURING AN ISOLATION-LESS, CONTACT-LESS ARRAY OF BI-DIRECTIONAL READ/PROGRAM NON-VOLATILE FLOATING GATE MEMORY CELLS WITH INDEPENDENT CONTROLLABLE CONTROL GATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
10830031
|
Filing Dt:
|
04/23/2004
|
|
Title:
|
METHOD AND APPARATUS FOR REDUCING CURRENT DEMAND VARIATIONS IN LARGE FAN-OUT TREES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10831318
|
Filing Dt:
|
04/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
|
Title:
|
FILTER USING MULTILAYER CERAMIC TECHNOLOGY AND STRUCTURE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10831907
|
Filing Dt:
|
04/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
|
Title:
|
CHARGE PUMP CLOCK FOR NON-VOLATILE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
10831911
|
Filing Dt:
|
04/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
|
Title:
|
BI-DIRECTIONAL SERIAL INTERFACE FOR COMMUNICATION CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
10835211
|
Filing Dt:
|
04/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
|
Title:
|
LIGHT EMITTING DIODE DRIVER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10835410
|
Filing Dt:
|
04/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
|
Title:
|
SELECTABLE BLOCK PROTECTION FOR NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10836369
|
Filing Dt:
|
04/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
|
Title:
|
UNIVERSAL INTERCONNECT DIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10836703
|
Filing Dt:
|
04/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
DUAL PHASE PULSE MODULATION ENCODER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10836704
|
Filing Dt:
|
04/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
CURRENT STARVED DAC-CONTROLLED DELAY LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10836710
|
Filing Dt:
|
04/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
|
Title:
|
DUAL PHASE PULSE MODULATION DECODER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10838820
|
Filing Dt:
|
05/04/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
|
Title:
|
SWITCHING POWER CONVERTER AND METHOD OF CONTROLLING OUTPUT VOLTAGE THEREOF USING PREDICTIVE SENSING OF MAGNETIC FLUX
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
10838999
|
Filing Dt:
|
05/04/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
|
Title:
|
SENSE AMPLIFIER FOR LOW VOLTAGE HIGH SPEED SENSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10841744
|
Filing Dt:
|
05/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
|
Title:
|
SELECTABLE GAIN AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
10845675
|
Filing Dt:
|
05/13/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
|
Title:
|
LOOK-UP TABLE EXPANSION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
10846182
|
Filing Dt:
|
05/13/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
|
Title:
|
STATIC ADDRESS RESERVATION PROTOCOL IN A DATA NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10848763
|
Filing Dt:
|
05/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2005
| | | | |
|
Title:
|
LOW-VOLTAGE SINGLE-LAYER POLYSILICON EEPROM MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10848982
|
Filing Dt:
|
05/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
|
Title:
|
SELF ALIGNED METHOD OF FORMING A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH CONTROL GATE SPACERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10849086
|
Filing Dt:
|
05/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
|
Title:
|
INTEGRATED CIRCUIT FOR A TRANSPONDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10849975
|
Filing Dt:
|
05/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
|
Title:
|
A METHOD OF OPERATING A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH HORIZONTALLY ORIENTED EDGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10850126
|
Filing Dt:
|
05/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2005
| | | | |
|
Title:
|
METHOD FOR SIGNALING DURING A TRANSACTION AND RECEIVING UNIT AND SYSTEM FOR USE THEREWITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
10850161
|
Filing Dt:
|
05/19/2004
|
|
Title:
|
METHOD FOR DEDICATED NETBOOT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10850300
|
Filing Dt:
|
05/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
|
Title:
|
METHOD OF FORMING DIFFERENT OXIDE THICKNESS FOR HIGH VOLTAGE TRANSISTOR AND MEMORY CELL TUNNEL DIELETRIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10853983
|
Filing Dt:
|
05/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
|
Title:
|
BATTERY COVER ASSEMBLY HAVING INTEGRATED BATTERY CONDITION MONITORING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10855865
|
Filing Dt:
|
05/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
|
Title:
|
CIRCUIT ARRANGEMENT AND METHOD FOR PHASE MODULATION IN A BACKSCATTERING TRANSPONDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10855866
|
Filing Dt:
|
05/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
|
Title:
|
CIRCUIT ARRANGEMENT WITH SIMPLIFIED INPUT CIRCUIT FOR PHASE MODULATION IN A BACKSCATTERING TRANSPONDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10857332
|
Filing Dt:
|
05/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/09/2004
| | | | |
|
Title:
|
LOAD AND LINE REGULATION USING OPERATIONAL TRANSCONDUCTANCE AMPLIFIER AND OPERATIONAL AMPLIFIER IN TANDEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
10858636
|
Filing Dt:
|
06/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
|
Title:
|
ELECTRICAL FIELD ALIGNMENT VERNIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
10859470
|
Filing Dt:
|
06/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR TRANSFERRING NON-COMPLIANT PACKETIZED AND STREAMING DATA INTO AND FROM A MULTIMEDIA DEVICE COUPLED TO A NETWORK ACROSS WHICH COMPLIANT DATA IS SENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
10861682
|
Filing Dt:
|
06/04/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR A VARIABLE PROCESSING PERIOD IN AN INTEGRATED CIRCUIT
|
|
