Total properties:
937
Page
2
of
10
Pages:
1 2 3 4 5 6 7 8 9 10
|
|
Patent #:
|
|
Issue Dt:
|
04/22/1997
|
Application #:
|
08307429
|
Filing Dt:
|
09/19/1994
|
Title:
|
LEADFRAME FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08308302
|
Filing Dt:
|
09/19/1994
|
Title:
|
METHOD OF CLEANING SEMICONDUCTOR SUBSTRATE USING AN AQUEOUS ACID SOLUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
08308342
|
Filing Dt:
|
09/19/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR WRITING DATA THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08309473
|
Filing Dt:
|
09/22/1994
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A TEST MODE SETTING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08310279
|
Filing Dt:
|
09/21/1994
|
Title:
|
METHOD FOR FORMING SILICON NITRIDE FILM HAVING LOW LEAKAGE CURRENT AND HIGH BREAK DOWN VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/1996
|
Application #:
|
08310698
|
Filing Dt:
|
09/22/1994
|
Title:
|
PLASTIC-MOLDED SEMICONDUCTOR DEVICE CONTANING A SEMICONDUCTOR PELLET MOUNTED ON A LEAD FRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08311867
|
Filing Dt:
|
09/26/1994
|
Title:
|
CONSTANT CURRENT GENERATING APPARATUS CAPABLE OF STABLE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1996
|
Application #:
|
08314968
|
Filing Dt:
|
09/29/1994
|
Title:
|
SEMICONDUCTOR DEVICE HAVING IMPROVED COVERAGE WITH INCREASED WIRING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/1996
|
Application #:
|
08317196
|
Filing Dt:
|
10/03/1994
|
Title:
|
CLEANING SYSTEM USING ACRYLIC EMULSION FOR SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1996
|
Application #:
|
08317602
|
Filing Dt:
|
09/29/1994
|
Title:
|
BONDING TOOL EMPLOYED IN ULTRASONIC COMPRESSION BONDING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08318082
|
Filing Dt:
|
10/05/1994
|
Title:
|
METHOD OF MANUFACTURING A VERTICAL MOSFET HAVING A GATE ELECTRODE OF POLYCRYSTALLINE SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08318387
|
Filing Dt:
|
10/05/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH BUILT-IN ACCESSING SYSTEM FOR REDUNDANT INFORMATION LESS AFFECTING DATA ACCESS SPEED IN STANDARD MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08318390
|
Filing Dt:
|
10/05/1994
|
Title:
|
METHOD FOR MANUFACTURING A NONVOLATILE SEMICONDUCTOR MEMORY DEVICE USING A RESIDUAL SIDEWALL FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1996
|
Application #:
|
08319101
|
Filing Dt:
|
10/06/1994
|
Title:
|
METHOD FOR FABRICATING A SOLID IMAGING DEVICE HAVING IMPROVED SMEAR AND BREAKDOWN VOLTAGE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08319117
|
Filing Dt:
|
10/06/1994
|
Title:
|
ELECTRICALLY ERASABLE PROGRAMMABLE NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/1996
|
Application #:
|
08319536
|
Filing Dt:
|
10/07/1994
|
Title:
|
FABRICATION METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/1996
|
Application #:
|
08319843
|
Filing Dt:
|
10/07/1994
|
Title:
|
SYSTEM FOR CREATING DATAPATH CIRCUIT LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08319845
|
Filing Dt:
|
10/07/1994
|
Title:
|
BICMOS SEMICONDUCTOR DEVICE HAVING SIGE HETROJUNCTION AND SI HOMO-JUNCTION TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08320457
|
Filing Dt:
|
10/11/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING PRESETTING FUNCTION OF SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08320742
|
Filing Dt:
|
10/11/1994
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING MULTI-CONTACT WIRING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1996
|
Application #:
|
08320831
|
Filing Dt:
|
10/07/1994
|
Title:
|
SOLID STATE IMAGE SENSOR DEVICE HAVING TWO LAYER WIRING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08320984
|
Filing Dt:
|
10/11/1994
|
Title:
|
FLASH MEMORY DEVICE HAVING HIGH SPEED ERASE MODE AND METHOD FOR PERFORMING THE ERASE MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08322347
|
Filing Dt:
|
10/13/1994
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/1996
|
Application #:
|
08324500
|
Filing Dt:
|
10/18/1994
|
Title:
|
ACTIVE PULL DOWN TYPE ECL APPARATUS CAPABLE OF STABLE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08325054
|
Filing Dt:
|
10/19/1994
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING PARTIALLY CONSTRICTED LOWER WIRING FOR PREVENTING UPPER WIRINGS FROM SHORT-CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08325871
|
Filing Dt:
|
10/19/1994
|
Title:
|
ELECTRON BEAM DEFLECTING APPARATUS WITH REDUCED SETTLING TIME PERIOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/1996
|
Application #:
|
08326244
|
Filing Dt:
|
10/20/1994
|
Title:
|
STATIC-TYPE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/1997
|
Application #:
|
08327492
|
Filing Dt:
|
10/21/1994
|
Title:
|
IMAGE RECOGNITION APPARATUS CAPABLE OF INSPECTING HEIGHT AND METHOD FOR INSPECTING HEIGHT WITH IMAGE RECOGNITION APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08328456
|
Filing Dt:
|
10/25/1994
|
Title:
|
SEMICONDUCTOR DEVICE HAVING LAMINATED TIGHT AND COARSE INSULATING LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08329324
|
Filing Dt:
|
10/26/1994
|
Title:
|
LOCAL OSCILLATOR FREQUENCY MULTIPLIER AND MIXING CIRCUIT COMPRISING A SQUARING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/1996
|
Application #:
|
08329858
|
Filing Dt:
|
10/27/1994
|
Title:
|
CLOCK SIGNAL GENERATION CIRCUIT HAVING DETECTIVE CIRCUIT DETECTING LOSS OF REFERENCE CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/1996
|
Application #:
|
08330361
|
Filing Dt:
|
10/12/1994
|
Title:
|
METHOD OF MANUFACTURING A BIPOLAR TRANSISTOR OPERATING AT LOW TEMPERATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1996
|
Application #:
|
08330550
|
Filing Dt:
|
10/28/1994
|
Title:
|
DATA PROCESSING SYSTEM FOR PICTURE CODING PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08330588
|
Filing Dt:
|
10/28/1994
|
Title:
|
A SEMICONDUCTOR DEVICE HAVING BIPOLAR TRANSISTORS WITH COMMONLY INTERCONNECTED COLLECTOR REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08330688
|
Filing Dt:
|
10/28/1994
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR RECOVERING WRITE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/1996
|
Application #:
|
08330795
|
Filing Dt:
|
10/28/1994
|
Title:
|
RESET CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1996
|
Application #:
|
08330796
|
Filing Dt:
|
10/28/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCLUDING A WORD LINE DRIVING CIRCUIT OF THE DIVISIONAL DECODING TYPE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/1997
|
Application #:
|
08330839
|
Filing Dt:
|
10/27/1994
|
Title:
|
SERIAL TRANSMISSION APPARATUS HAVING AN OPERATION SURELY CARRIED OUT EVEN IF A SERIAL DATUM IS REPRESENTED BY AN UNKNOWN NUMBER OF DATA BITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1996
|
Application #:
|
08331113
|
Filing Dt:
|
10/28/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING INTERFACE UNITS MEMORIZING AVAILABLE MEMORY CELL SUB-ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/1996
|
Application #:
|
08331968
|
Filing Dt:
|
10/31/1994
|
Title:
|
SEMICONDUCTOR DEVICE HAVING CMOS CIRCUIT AND BIPOLAR CIRCUIT MIXED
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1996
|
Application #:
|
08332144
|
Filing Dt:
|
10/31/1994
|
Title:
|
METHOD FOR ANALYZING LIGHT INTENSITY DISTRIBUTION IN PROJECTION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08332727
|
Filing Dt:
|
11/01/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE FOR INPUTTING AND OUTPUTTING DATA IN A UNIT OF BITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/1996
|
Application #:
|
08332845
|
Filing Dt:
|
11/01/1994
|
Title:
|
A TRANSVERSAL BIPOLAR TRANSISTOR INTEGRATED WITH ANOTHER TRANSISTOR COMMONLY PROVIDED ON A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08333984
|
Filing Dt:
|
11/02/1994
|
Title:
|
DYNAMIC RAM DEVICE HAVING HIGH READ OPERATION SPEED
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08334065
|
Filing Dt:
|
11/04/1994
|
Title:
|
METHOD OF MANUFACTURING RETICLE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1996
|
Application #:
|
08334303
|
Filing Dt:
|
11/04/1994
|
Title:
|
VERTICAL LOW PRESSURE CVD APPARATUS WITH AN ADJUSTABLE NOZZLE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/1996
|
Application #:
|
08334318
|
Filing Dt:
|
11/01/1994
|
Title:
|
FABRICATION METHOD OF NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/1996
|
Application #:
|
08335964
|
Filing Dt:
|
11/07/1994
|
Title:
|
MULTIPLIER COMPOSED OF INTEGRATED SEMICONDUCTOR CIRCUIT OCCUPYING REDUCED AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1996
|
Application #:
|
08336192
|
Filing Dt:
|
11/04/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING WORD LINE DRIVER REQUIRING SINGLE WORD LINE DRIVE SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08338207
|
Filing Dt:
|
11/09/1994
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN ALIGNMENT MARK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1996
|
Application #:
|
08338774
|
Filing Dt:
|
11/10/1994
|
Title:
|
METHOD FOR ARRANGING TREE-TYPE CLOCK SIGNAL DISTRIBUTING CIRCUIT WITH SMALL CLOCK SKEW
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08339683
|
Filing Dt:
|
11/14/1994
|
Title:
|
AUTOMATIC REPAIR DATA EDITING SYSTEM ASSOCIATED WITH REPAIRING SYSTEM FOR SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/1996
|
Application #:
|
08339729
|
Filing Dt:
|
11/14/1994
|
Title:
|
SEMICONDUCTOR DEVICE COMPRISING A GROUNDING PAD NEAR A REFERENCE SIGNAL PAD AND A CAPACITOR BETWEEN THE PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1996
|
Application #:
|
08339730
|
Filing Dt:
|
11/14/1994
|
Title:
|
SYNCHRONOUS DRAM MEMORY MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08340294
|
Filing Dt:
|
11/14/1994
|
Title:
|
MOVING PICTURE DECODING CONTROL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/1996
|
Application #:
|
08340870
|
Filing Dt:
|
11/15/1994
|
Title:
|
HIGH ACCURACY INSPECTION METHOD AND APPARATUS OF SEMICONDUCTOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1996
|
Application #:
|
08341141
|
Filing Dt:
|
11/16/1994
|
Title:
|
VARIABLE-CAPACITANCE DEVICE AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING SUCH VARIABLE-CAPACITANCE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08341933
|
Filing Dt:
|
11/15/1994
|
Title:
|
PACKAGE WITH IMPROVED HEAT TRANSFER STRUCTURE FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/1996
|
Application #:
|
08342604
|
Filing Dt:
|
11/21/1994
|
Title:
|
METHOD FOR PRODUCING SHALLOW JUNCTION IN SURFACE REGION OF SEMICONDUCTOR SUBSTRATE USING IMPLANTATION OF PLASMA IONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/1997
|
Application #:
|
08344652
|
Filing Dt:
|
11/18/1994
|
Title:
|
AN APPARATUS FOR EXPOSING A SEMICONDUCTOR WAFER TO LIGHT INCLUDING AN ILLUMINATION OPTICAL SYSTEM COMPRISING A GLASS SUBSTRATE HAVING LIGHT-PERMEABLE PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1996
|
Application #:
|
08344696
|
Filing Dt:
|
11/18/1994
|
Title:
|
DYNAMIC MEMORY HAVING A GROUND CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1996
|
Application #:
|
08346163
|
Filing Dt:
|
11/21/1994
|
Title:
|
METHOD OF MANUFACTURING BIPOLAR TRANSISTOR WITH REDUCED NUMBERS OF STEPS WITHOUT INCREASING COLLECTOR RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1997
|
Application #:
|
08346522
|
Filing Dt:
|
11/29/1994
|
Title:
|
REDUCTION EXPOSURE APPARATUS WITH IMPROVED RESOLUTION CHARACTERISTIC AND RAISED LIGHT INTENSITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1996
|
Application #:
|
08347157
|
Filing Dt:
|
11/23/1994
|
Title:
|
MICROCOMPUTER INCLUDING CPU AND SERIAL DATA COMMUNICATION UNIT OPERATING IN SYNCHRONISM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08347517
|
Filing Dt:
|
11/30/1994
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING AT LEAST ONE ASYMMETRICAL CMOS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
08347712
|
Filing Dt:
|
12/01/1994
|
Title:
|
PROCESS FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/1996
|
Application #:
|
08349959
|
Filing Dt:
|
12/06/1994
|
Title:
|
OSCILLATION CIRCUIT HAVING A CURRENT-CONTROLLED PHASE SHIFT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08350897
|
Filing Dt:
|
12/07/1994
|
Title:
|
SOLID STATE IMAGING DEVICE HAVING SLIDING POTENTIAL GRADIENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08350978
|
Filing Dt:
|
11/29/1994
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR ERASURE AND PRODUCTION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08351517
|
Filing Dt:
|
12/07/1994
|
Title:
|
PLASMA PROCESSING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08351642
|
Filing Dt:
|
12/07/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING HIGH SPEED SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/1996
|
Application #:
|
08351679
|
Filing Dt:
|
12/08/1994
|
Title:
|
PROCESS FOR MANUFACTURING SEMICONDUCTOR DEVICE BY FILLING A VIA HOLE IN AN INTERLAYERED FILM OF THE DEVICE WITH WIRING METAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/1996
|
Application #:
|
08352053
|
Filing Dt:
|
11/30/1994
|
Title:
|
HETERO-JUNCTION TYPE BIPOLAR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/1996
|
Application #:
|
08352631
|
Filing Dt:
|
12/09/1994
|
Title:
|
SOLID STATE IMAGE SENSOR HAVING A HIGH PHOTOELECTRIC CONVERSION EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08353080
|
Filing Dt:
|
12/09/1994
|
Title:
|
HIGH-BREAKDOWN-VOLTAGE MOS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/1996
|
Application #:
|
08353204
|
Filing Dt:
|
12/01/1994
|
Title:
|
METHOD FOR FORMING CAPACITOR ELEMENT OF DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1996
|
Application #:
|
08353235
|
Filing Dt:
|
12/02/1994
|
Title:
|
ELECTRICALLY ERASABLE AND PROGRAMMABLE READ ONLY MEMORY DEVICE HAVING SELECTIVELY ERASABLE SECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08353371
|
Filing Dt:
|
12/02/1994
|
Title:
|
MEMORY CARD HAVING TWO TYPES OF MEMORY INTEGRATED CIRCUITS CONNECTED TO TWO DIFFERENT SHAPED CONNECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08354150
|
Filing Dt:
|
12/06/1994
|
Title:
|
DECODER CIRCUIT WHICH RESISTS A FLUCTUATION OF A POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1996
|
Application #:
|
08354557
|
Filing Dt:
|
12/13/1994
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/1996
|
Application #:
|
08354829
|
Filing Dt:
|
12/08/1994
|
Title:
|
SIGNAL PROCESSING CIRCUIT FOR SOLID STATE IMAGE SENSOR HAVING A STRUCTURE FOR SUPPRESSING A RESET NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08355213
|
Filing Dt:
|
12/09/1994
|
Title:
|
METHOD FOR MANUFACTURING SILICON LAYER HAVING IMPURITY DIFFUSION PREVENTING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/1997
|
Application #:
|
08355222
|
Filing Dt:
|
12/09/1994
|
Title:
|
DEVICE SIMULATOR AND MESH GENERATING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08355301
|
Filing Dt:
|
12/12/1994
|
Title:
|
PULSE WIDTH DISCRIMINATING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08356489
|
Filing Dt:
|
12/15/1994
|
Title:
|
APPARATUS FOR ANALYZING ORGANIC SUBSTANCE AND METHOD FOR THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08356509
|
Filing Dt:
|
12/15/1994
|
Title:
|
SEMICONDUCTOR DEVICE WITH CLAD SUBSTRATE AND FABRICATION PROCESS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08356558
|
Filing Dt:
|
12/15/1994
|
Title:
|
LAMINATED COMPLEMENTARY THIN FILM TRANSISTOR DEVICE WITH IMPROVED THRESHOLD ADAPTABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08356965
|
Filing Dt:
|
12/16/1994
|
Title:
|
SEMICONDUCTOR CIRCUIT HAVING INPUT PROTECTIVE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08357215
|
Filing Dt:
|
12/13/1994
|
Title:
|
BIPOLAR TRANSISTOR HAVING ENHANCED HIGH SPEED OPERATION THROUGH REDUCED BASE LEAKAGE CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08357252
|
Filing Dt:
|
12/13/1994
|
Title:
|
DIFFERENTIAL CIRCUIT HAVING A VARIABLE CURRENT CIRCUIT FOR PRODUCING AN EXPONENTIAL OR A SQUARE TRANSFER CHARACTERISTIC
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1996
|
Application #:
|
08357338
|
Filing Dt:
|
12/16/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1996
|
Application #:
|
08357403
|
Filing Dt:
|
12/16/1994
|
Title:
|
FABRICATION METHOD OF SEMICONDUCTOR DEVICE WITH REFRACTORY METAL SILICIDE FORMATION BY REMOVING NATIVE OXIDE IN HYDROGEN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08358017
|
Filing Dt:
|
12/16/1994
|
Title:
|
CMOS STATIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08358105
|
Filing Dt:
|
12/16/1994
|
Title:
|
CIRCUIT DETECTING ELECTRIC POTENTIAL OF SEMICONDUCTOR SUBSTRATE BY COMPENSATING FLUCTUATION IN THRESHOLD VOLTAGE OF TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08358304
|
Filing Dt:
|
12/19/1994
|
Title:
|
SEMICONDUCTOR DEVICE CAPABLE OF ASSEMBLING ADJACENT SUB CHIPS INTO ONE CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08358320
|
Filing Dt:
|
12/19/1994
|
Title:
|
A/D CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1996
|
Application #:
|
08358455
|
Filing Dt:
|
12/19/1994
|
Title:
|
MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/1997
|
Application #:
|
08358456
|
Filing Dt:
|
12/19/1994
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN ELECTRICALLY CONDUCTIVE LAYER INCLUDING A POLYCRYSTALLINE LAYER CONTAINING AN IMPURITY AND A METALLIC SILICIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08358592
|
Filing Dt:
|
12/14/1994
|
Title:
|
SIGNAL DELAYING OUTPUTTING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/1996
|
Application #:
|
08358594
|
Filing Dt:
|
12/14/1994
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING ION IMPLANTATION UNIT FOR EARLY DETECTION OF ION IMPLANTATION ERROR
|
|