Total properties:
937
Page
8
of
10
Pages:
1 2 3 4 5 6 7 8 9 10
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08749956
|
Filing Dt:
|
11/14/1996
|
|
Title:
|
ELECTRON-BEAM CELL PROJECTION LITHOGRAPHY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08751612
|
Filing Dt:
|
11/18/1996
|
|
Title:
|
LATCH CIRCUIT FOR RECEIVING SMALL AMPLITUDE SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08752931
|
Filing Dt:
|
11/20/1996
|
|
Title:
|
METHOD FOR MAKING SEMICONDUCTOR DEVICE CAPABLE OF INDEPENDENTLY FORM- ING MOS TRANISTORS AND BIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08753095
|
Filing Dt:
|
11/20/1996
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE USING A SILICON FLUORIDE OXIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08753373
|
Filing Dt:
|
11/25/1996
|
|
Title:
|
NON-VOLATILE STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08753786
|
Filing Dt:
|
12/02/1996
|
|
Title:
|
METHOD OF DETERMINING OPERATING CONDITIONS FOR A NONVOLATILE SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08753945
|
Filing Dt:
|
12/03/1996
|
|
Title:
|
REDUNDANT SEMICONDUCTOR MEMEORY DEVICE USING A SINGLE NEW ADDRESS DECODER FOR DRIVING BOTH SUB-WORDLINES AND REDUNDANT SUB-WORDLINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08754367
|
Filing Dt:
|
11/22/1996
|
|
Title:
|
EXPOSURE METHOD AND EXPOSURE MASK WITH MONITORING PATTERNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08754410
|
Filing Dt:
|
11/21/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH REDUCED CHIP AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1998
|
Application #:
|
08755198
|
Filing Dt:
|
11/25/1996
|
|
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08755777
|
Filing Dt:
|
11/22/1996
|
|
Title:
|
SEMICONDUCTOR STATIC MEMORY DEVICE HAVING A TFT LOAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08756560
|
Filing Dt:
|
11/26/1996
|
|
Title:
|
CHARGE CONVERTER PROVIDED IN AN ION IMPLANTATION APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08758367
|
Filing Dt:
|
11/29/1996
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY HAVING A BURST TRANSFER MODE WITH A PLURALITY OF SUBARRAYS ACCESSIBLE IN PARALLEL VIA AN INPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08758386
|
Filing Dt:
|
11/29/1996
|
|
Title:
|
ACTIVE PULL DOWN EMITTER COUPLED LOGIC CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08758761
|
Filing Dt:
|
12/03/1996
|
|
Title:
|
METHOD OF POLISHING SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08759673
|
Filing Dt:
|
12/06/1996
|
|
Title:
|
METHOD AND NONVOLATILE SEMICONDUCTOR MEMORY FOR REPAIRING OVER-ERASED CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08760374
|
Filing Dt:
|
12/04/1996
|
|
Title:
|
ATM SWITCH WITH INPUT AND OUTPUT PORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08763104
|
Filing Dt:
|
12/10/1996
|
|
Title:
|
CHAMBER ETCHING OF PLASMA PROCESSING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08764362
|
Filing Dt:
|
12/12/1996
|
|
Title:
|
FLASH MEMORY INCLUDING IMPROVED TRANSISTOR CELLS AND A METHOD OF PROGRAMMING THE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08767039
|
Filing Dt:
|
12/11/1996
|
|
Title:
|
SEMICONDUCTOR SUBSTRATE AND SEMICONDUCTOR DEVICE EMPLOYING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08767635
|
Filing Dt:
|
12/17/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING SHIELDING STRUCTURE MADE OF ELECTRICALLY CONDUCTIVE PASTE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08768578
|
Filing Dt:
|
12/18/1996
|
|
Title:
|
FORM SIMULATION DEVICE AND ITS SIMULATING METHOD BY THE USE OF THE MONTE CARLO METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08769423
|
Filing Dt:
|
12/19/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING SHALLOW IMPURITY REGION WITHOUT SHORT-CIRCUIT BETWEEN GATE ELECTRODE AND SOURCE AND DRAIN REGIONS AND PROCESS OF FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08771690
|
Filing Dt:
|
12/23/1996
|
|
Title:
|
FLAT NOR-TYPE MASK ROM HAVING OFF-CELLS DISPOSED AT EVERY PREDETERMINED NUMBER OF MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08772128
|
Filing Dt:
|
12/20/1996
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/1997
|
Application #:
|
08772518
|
Filing Dt:
|
12/24/1996
|
|
Title:
|
PROCESS OF FABRICATING SEMICONDUCTOR DEVICE HAVING ISOLATING OXIDE RISING OUT OF GROOVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08772899
|
Filing Dt:
|
12/24/1996
|
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY HAVING PROGRAMMING REGION FOR INJECTING AND EJECTING CARRIERS INTO AND FROM A FLOATING GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
08772915
|
Filing Dt:
|
12/24/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08773206
|
Filing Dt:
|
12/23/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING SPIRAL WIRING DIRECTLY COVERED WITH AN INSULATING LAYER CONTAINING FERROMAGNETIC PARTICLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08773834
|
Filing Dt:
|
12/27/1996
|
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY CAPABLE OF WRITING MULTI-VALUE INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08773900
|
Filing Dt:
|
12/27/1996
|
|
Title:
|
NONVOLATILE MEMORY HAVING DATA STORING AREA AND ATTRIBUTE DATA AREA FOR STORING ATTRIBUTE DATA OF DATA STORING AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08774207
|
Filing Dt:
|
12/27/1996
|
|
Title:
|
EMULATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08774424
|
Filing Dt:
|
12/30/1996
|
|
Title:
|
SEMICONDUCTOR SUBSTRATE WITH SOI STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08777290
|
Filing Dt:
|
12/27/1996
|
|
Title:
|
SERIAL DATA TRANSFER APPARTUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08777350
|
Filing Dt:
|
12/27/1996
|
|
Title:
|
PHOTODETECTION SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08779226
|
Filing Dt:
|
01/07/1997
|
|
Title:
|
METHOD OF MANUFACTURING SILICON ON INSULATING SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08779606
|
Filing Dt:
|
01/07/1997
|
|
Title:
|
SEMICONDUCTOR PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08780174
|
Filing Dt:
|
12/26/1996
|
|
Title:
|
HORIZONTAL SYNCHRONIZING SIGNAL-GENERATING CIRCUIT AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08781815
|
Filing Dt:
|
01/09/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08781960
|
Filing Dt:
|
12/20/1996
|
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE INCORPORATING DRAM SECTION AND LOGIC CIRCUIT SECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08781963
|
Filing Dt:
|
12/20/1996
|
|
Title:
|
ELECTRIC CONNECTION UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08782281
|
Filing Dt:
|
01/13/1997
|
|
Title:
|
VOLTAGE BOOSTER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08782933
|
Filing Dt:
|
01/13/1997
|
|
Title:
|
CMOS INTEGRATED CIRCUIT FAILURE DIAGNOSIS APPARATUS AND DIAGNOSTIC METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08784789
|
Filing Dt:
|
01/16/1997
|
|
Title:
|
CMOS DEVICE CONNECTED TO AT LEAST THREE POWER SUPPLIES FOR PREVENTING LATCH-UP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08784902
|
Filing Dt:
|
01/16/1997
|
|
Title:
|
OXIDATION SIMULATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08785279
|
Filing Dt:
|
01/23/1997
|
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE HAVING TITANIUM SILICIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08786303
|
Filing Dt:
|
01/22/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH A STACKED CAPACITANCE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08786525
|
Filing Dt:
|
01/21/1997
|
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08786928
|
Filing Dt:
|
01/23/1997
|
|
Title:
|
SEMICONDUCTOR WAFER CARRIER FEATURING EFFECTIVE REDUCTION OF AIRBORNE PARTICLES BECOME ATTACHED TO WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08787237
|
Filing Dt:
|
01/22/1997
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08790802
|
Filing Dt:
|
01/30/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE OPERABLE IN BURST MODE AND METHOD OF CONTROLLING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08791554
|
Filing Dt:
|
01/31/1997
|
|
Title:
|
MULTIPLEXER COMPRISING AN N-STAGE SHIFT REGISTER WITH EACH STAGE COMPOSED OF A DUAL OUTPUT D F/F WITH ONE OUTPUT USED FOR MULTIPLEXING AND THE OTHER FOR NEXT STAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08791755
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
LOGIC CIRCUIT OPTIMIZATION APPARATUS AND ITS METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08791770
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
METHOD OF MAKING PLASTIC-PACKAGED SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08794465
|
Filing Dt:
|
02/04/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH PRECHARGE TIME IMPROVED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08794644
|
Filing Dt:
|
02/03/1997
|
|
Title:
|
HIGH VOLTAGE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08795631
|
Filing Dt:
|
02/06/1997
|
|
Title:
|
METHOD OF PEELING PHOTO-RESIST LAYER WITHOUT DAMAGE TO METAL WIRING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/1998
|
Application #:
|
08796213
|
Filing Dt:
|
02/07/1997
|
|
Title:
|
INTEGRATED CIRCUIT DEVICE FABRICATED ON SEMICONDUCTOR SUBSTRATE BLOCKING POWER SUPPLY LINES FROM NOISE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08796497
|
Filing Dt:
|
02/06/1997
|
|
Title:
|
COMMUNICATION RECEIVER USING SOFT DECISION TCH/FACCH CHANNEL DISCRIMINATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08797313
|
Filing Dt:
|
02/07/1997
|
|
Title:
|
BRIDGE CIRCUITRY COMPRISING SERIES CONNECTION OF VERTICAL AND LATERAL MOSFETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08798022
|
Filing Dt:
|
02/06/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING MULTILEVEL MEMORY CELL ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08798637
|
Filing Dt:
|
02/11/1997
|
|
Title:
|
MOS FOUR-QUADRANT MULTIPLIER INCLUDING THE VOLTAGE-CONTROLLED-THREE-TRANSISTOR V-I CONVERTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08798716
|
Filing Dt:
|
02/12/1997
|
|
Title:
|
METHOD AND SYSTEM FOR GENERATING ELECTROLYZED WATER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08800297
|
Filing Dt:
|
02/13/1997
|
|
Title:
|
LEAD FRAME FREE OF IRREGULAR DEFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08800984
|
Filing Dt:
|
02/19/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING CAPPED CONTACT PLUG CAPABLE OF SUPRESSING INCREASE OF RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08801730
|
Filing Dt:
|
08/13/1996
|
|
Title:
|
DATA PROCESSING SYSTEM CAPABLE OF PROCESSING LONG WORD DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08802312
|
Filing Dt:
|
02/18/1997
|
|
Title:
|
HIGH-VOLTAGE LATERAL FIELD EFFECT TRANSISTOR HAVING AUXILIARY DRAIN ELECTRODE FOR A STEP-DOWN DRAIN VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08802315
|
Filing Dt:
|
02/18/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08802949
|
Filing Dt:
|
02/21/1997
|
|
Title:
|
FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08804108
|
Filing Dt:
|
02/20/1997
|
|
Title:
|
METHOD FOR FABRICATING INTERLINE TRSNSFER CCD IMAGE SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1998
|
Application #:
|
08804398
|
Filing Dt:
|
02/21/1997
|
|
Title:
|
METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08805154
|
Filing Dt:
|
02/24/1997
|
|
Title:
|
METHOD AND SYSTEM FOR PRECISE DISCHARGE DETERMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08805224
|
Filing Dt:
|
02/24/1997
|
|
Title:
|
SEMICONDUCTOR PHOTODIODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08805463
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT AND MANUFACTURING METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08805564
|
Filing Dt:
|
02/25/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A SELF-ALIGNED TYPE CONTACT HOLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1999
|
Application #:
|
08806512
|
Filing Dt:
|
02/24/1997
|
|
Title:
|
SMALL-SIZED MULTI-VALUED SEMICONDUCTOR MEMORY DEVICE WITH COUPLED CAPACITORS BETWEEN DIVIDED BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08806700
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING ADDRESS TRANSITION DETECTION CIRCUIT FOR CONTROLLING SENSE AND LATCH OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08806982
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
DIGITAL AUDIO SIGNAL PROCESSOR HAVING SMALL INPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08806983
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
OVERLAY MEASURING METHOD USING CORRELATION FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08807180
|
Filing Dt:
|
02/27/1997
|
|
Title:
|
METHOD FOR FORMING RESIST PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08807692
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
METHOD FOR FORMING CYLINDRICAL CAPACITOR LOWER PLATE IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/1998
|
Application #:
|
08808036
|
Filing Dt:
|
03/04/1997
|
|
Title:
|
PRODUCTION METHOD FOR INSULATED SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1998
|
Application #:
|
08808169
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
METHOD OF CLEANING A SURFACE OF A SEMICONDUCTOR SUBSTRATE BY A HEAT TREATMENT IN AN INERT GAS ATMOSPHERE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08808529
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
METHOD OF MANUFACTURING A WIRING LAYER IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08810852
|
Filing Dt:
|
03/04/1997
|
|
Title:
|
PROCESS OF FABRICATING SEMICONDUCTOR DEVICE HAVING DOPED POLYSILICON LAYER WITHOUT SEGREGATION OF DOPANT IMPURITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08812974
|
Filing Dt:
|
03/05/1997
|
|
Title:
|
SOI-TYPE SEMICONDUCTOR DEVICE WITH VARIABLE THRESHOLD VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08814601
|
Filing Dt:
|
03/10/1997
|
|
Title:
|
INTEGRATED CIRCUIT WITH A METAL SILICIDE FILM UNIFORMLY FORMED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08818907
|
Filing Dt:
|
03/17/1997
|
|
Title:
|
METHOD OF TRANSFERRING MINIATURE PATTERN BY USING ELECTRON BEAM LITHOGRAPHY SYSTEM WITHOUT PROXIMITY EFFECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08821926
|
Filing Dt:
|
03/21/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A GESC LAYER BETWEEN SILICON LAYERS WITH TRIANGULAR GE CONCENTRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08822471
|
Filing Dt:
|
03/24/1997
|
|
Title:
|
LANGUAGE PROCESSING METHOD FOR CALCULATING OPTIMUM ADDRESS OF ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08823681
|
Filing Dt:
|
03/25/1997
|
|
Title:
|
CHARGE PUMP CIRCUIT FOR USE IN A PHASE LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08824614
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
MESH GENERATION DEVICE AND ITS METHOD FOR GENERATING MESHES HAVING A BOUNDARY PROTECTIVE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08825386
|
Filing Dt:
|
03/28/1997
|
|
Title:
|
REFERENCE VOLTAGE GENERATING CIRCUIT GENERATING A REFERENCE VOLTAGE SMALLER THAN A BANDGAP VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08826151
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
METHOD FOR REMOVING HEAVY METAL IONS DISSOLVED IN A SOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08827087
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
SEMI-CONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08827193
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
TEST PATTERN SELECTION METHOD FOR TESTING OF INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08827250
|
Filing Dt:
|
03/28/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING FIELD EFFECT TRANSISTOR CONNECTED AT GATE ELECTRODE TO PROTECTIVE JUNCTION DIODE DISCHARGING IN THE PRESENCE OF LIGHT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08827367
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
SEMICONDUCTOR STATIC RANDOM ACCESS MEMORY CELL WITH ADDITIONAL CAPACITOR COUPLED TO MEMORY NODES AND PROCESS OF FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08828336
|
Filing Dt:
|
03/28/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE MOUNTED ON A GROOVED LEAD FRAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08828337
|
Filing Dt:
|
03/28/1997
|
|
Title:
|
METHOD OF MANUFACTURING A CHARGE TRANSFER DEVICE
|
|
