Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 020888/0632 | |
| Pages: | 2 |
| | Recorded: | 05/01/2008 | | |
| Attorney Dkt #: | 66191-8007.US01 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12113118
|
Filing Dt:
|
04/30/2008
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
|
Title:
|
DOUBLE GATE JFET WITH REDUCED AREA CONSUMPTION AND FABRICATION METHOD THEREFOR
|
|
|
Assignee
|
|
|
|
|
| 130 KNOWLES DRIVE-SUITE D |
| LOS GATOS, CALIFORNIA 95032 |
|
|
Correspondence name and address
|
| |
PERKINS COIE LLP
|
| |
P.O. BOX 2168
|
| |
MENLO PARK, CA 94026
|
Search Results as of:
05/27/2024 12:28 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
