Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 012423/0633 | |
| Pages: | 2 |
| | Recorded: | 12/26/2001 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
10032754
|
Filing Dt:
|
12/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
|
Title:
|
METHOD OF MANUFACTURING A SELF-ALIGNED GATE TRANSISTOR WITH P-TYPE IMPURITIES SELECTIVELY IMPLANTED BELOW THE GATE, SOURCE AND DRAIN ELECTRODES
|
|
|
Assignee
|
|
|
|
|
| 161, KAJONG-DONG, YUSONG-GU |
| DAEJON-SHI, KOREA, REPUBLIC OF |
|
|
Correspondence name and address
|
| |
BLAKELY, SOKOLOFF ET AL
|
| |
ERIC S. HYMAN
|
| |
12400 WILSHIRE BOULEVARD
|
| |
7TH FLOOR
|
| |
LOS ANGELES, CA 90025
|
Search Results as of:
06/18/2024 09:27 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
