Total properties:
171
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/1989
|
Application #:
|
07248857
|
Filing Dt:
|
09/23/1988
|
|
Title:
|
TEMPERATURE-STABILIZED OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1989
|
Application #:
|
07265732
|
Filing Dt:
|
11/01/1988
|
|
Title:
|
INTEGRATED CIRCUIT RANDOM NUMBER GENERATOR USING SAMPLED OUTPUT OF VARIABLE FREQUENCY OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/1990
|
Application #:
|
07282819
|
Filing Dt:
|
12/09/1988
|
|
Title:
|
LOW-POWER RF RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/1991
|
Application #:
|
07290825
|
Filing Dt:
|
12/22/1988
|
|
Title:
|
APPARATUS FOR CONNECTING ELECTRONIC MODULES CONTAING INTEGRATED CIRCUITS AND BACKUP BATTERIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/1991
|
Application #:
|
07351759
|
Filing Dt:
|
05/15/1989
|
|
Title:
|
COMPACT ELECTRONIC MODULE HAVING A RAM DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1992
|
Application #:
|
07351760
|
Filing Dt:
|
05/15/1989
|
|
Title:
|
COMPACT PACKAGE FOR ELECTRONIC MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/1990
|
Application #:
|
07351998
|
Filing Dt:
|
05/15/1989
|
|
Title:
|
LOW-VOLTAGE LOW-POWER STATIC RAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/1991
|
Application #:
|
07352142
|
Filing Dt:
|
05/15/1989
|
|
Title:
|
RAM/ROM HYBRID MEMORY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1993
|
Application #:
|
07352581
|
Filing Dt:
|
05/15/1989
|
|
Title:
|
ONE-WIRE BUS ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/1990
|
Application #:
|
07352596
|
Filing Dt:
|
05/15/1989
|
|
Title:
|
INTERFACE FOR RECEIVING ELECTRONIC TOKENS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/1990
|
Application #:
|
07352598
|
Filing Dt:
|
05/15/1989
|
|
Title:
|
HAND-HELD WAND FOR READING ELECTRONIC TOKENS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1993
|
Application #:
|
07359246
|
Filing Dt:
|
05/31/1989
|
|
Title:
|
ISOLATION GATES TO PERMIT SELECTIVE POWER-DOWNS WITHIN A CLOSELY- COUPLED MULTI-CHIP SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/1990
|
Application #:
|
07372077
|
Filing Dt:
|
06/27/1989
|
|
Title:
|
CMOS INTEGRATED CIRCUIT WITH REDUCED SUSCEPTIBILITY TO PMOS PUNCHTHROUGH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1992
|
Application #:
|
07374198
|
Filing Dt:
|
06/30/1989
|
|
Title:
|
DELAY CIRCUIT USING PRIMARILY A TRANSISTOR'S PARASITIC CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1991
|
Application #:
|
07386823
|
Filing Dt:
|
07/28/1989
|
|
Title:
|
LOW-POWER COMPARATOR WHICH TOLERATES HIGH-SLEW-RATE INCOMING SIGNALS AND DERIVING POWER FROM THE INCOMING SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1993
|
Application #:
|
07490801
|
Filing Dt:
|
03/08/1990
|
|
Title:
|
METHOD AND APPARATUS FOR EXTRACTING A PREDETERMINED PATTERN FROM A SERIAL BIT STREAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1993
|
Application #:
|
07502267
|
Filing Dt:
|
03/30/1990
|
|
Title:
|
THIN-FILM RESISTOR LAYOUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1993
|
Application #:
|
07502269
|
Filing Dt:
|
03/30/1990
|
|
Title:
|
DIGITAL POTENTIOMETER WITH STACKABLE CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1994
|
Application #:
|
07502469
|
Filing Dt:
|
03/30/1990
|
|
Title:
|
DIRECTLY-WRITABLE DIGITAL POTENTIOMETER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/1994
|
Application #:
|
07546213
|
Filing Dt:
|
06/28/1990
|
|
Title:
|
MICROPROCESSOR AUXILIARY WITH COMBINED PIN FOR RESET OUTPUT AND PUSHBUTTON INPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1993
|
Application #:
|
07554978
|
Filing Dt:
|
07/12/1990
|
|
Title:
|
MEMORY WITH POWER SUPPLY INTERCEPT IN REDUNDANCY LOGIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1992
|
Application #:
|
07567437
|
Filing Dt:
|
08/13/1990
|
|
Title:
|
LATCHED MULTIPLEXER FOR STABILIZING THE SWITCH FROM CRYSTAL TO RING OSCILLATOR AT POWER-DOWN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/1991
|
Application #:
|
07567881
|
Filing Dt:
|
08/14/1990
|
|
Title:
|
INTERFACE FOR RECEIVING ELECTRONIC TOKENS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/1994
|
Application #:
|
07589937
|
Filing Dt:
|
09/28/1990
|
|
Title:
|
RESET MONITOR FOR DETECTION OF POWER FAILURE AND EXTERNAL RESET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1993
|
Application #:
|
07615606
|
Filing Dt:
|
11/19/1990
|
|
Title:
|
PASSWORD PROTECTED DEVICE USING INCORRECT PASSWORDS AS SEED VALUES FOR PSEUDO-RANDOM NUMBER GENERATOR FOR OUTPUTTING RANDOM DATA TO THWART UNAUTHORIZED ACCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1993
|
Application #:
|
07615608
|
Filing Dt:
|
11/19/1990
|
|
Title:
|
ELECTRONIC KEY WITH MULTIPLE PASSWORD PROTECTED SUBKEYS USING ADDRESS TRANSLATION TO IMPLEMENT A BLOCK DATA MOVE BETWEEN PUBLIC AND PROTECTED SUBKEYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1993
|
Application #:
|
07625517
|
Filing Dt:
|
12/11/1990
|
|
Title:
|
BATTERY MANAGER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1996
|
Application #:
|
07631929
|
Filing Dt:
|
12/19/1990
|
|
Title:
|
PRINTER PORT ADAPTER WITH OVERLAID ONE-WIRE INTERFACE FOR ELECTRONIC KEY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1992
|
Application #:
|
07632223
|
Filing Dt:
|
12/20/1990
|
|
Title:
|
INTEGRATED CIRCUIT WITH IMPROVED BATTERY PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/1994
|
Application #:
|
07684684
|
Filing Dt:
|
04/11/1991
|
|
Title:
|
MEMORY CONTROL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/1994
|
Application #:
|
07714545
|
Filing Dt:
|
06/11/1991
|
|
Title:
|
MEMORY CONTROLLER FOR NONVOLATILE RAM OPERATION, SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1994
|
Application #:
|
07714973
|
Filing Dt:
|
06/13/1991
|
|
Title:
|
TIMED ACCESS SYSTEM FOR PROTECTING DATA IN A CENTRAL PROCESSING UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1993
|
Application #:
|
07717215
|
Filing Dt:
|
06/18/1991
|
|
Title:
|
LOW POWER TIMEKEEPING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1992
|
Application #:
|
07727273
|
Filing Dt:
|
07/10/1991
|
|
Title:
|
POWER-ON-RESET CIRCUIT INCLUDING INTEGRATION CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1994
|
Application #:
|
07727639
|
Filing Dt:
|
07/10/1991
|
|
Title:
|
INTEGRATED CIRCUIT WITH BOTH BATTERY-POWERED AND SIGNAL-LINE-POWERED AREAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1992
|
Application #:
|
07731287
|
Filing Dt:
|
07/16/1991
|
|
Title:
|
RESET MONITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1993
|
Application #:
|
07758312
|
Filing Dt:
|
08/29/1991
|
|
Title:
|
LOW-VOLTAGE LOW-POWER STATIC RAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1993
|
Application #:
|
07760411
|
Filing Dt:
|
09/16/1991
|
|
Title:
|
INTEGRATED CIRCUIT WITH IMPROVED PROTECTION AGAINST NEGATIVE TRANSIENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/1994
|
Application #:
|
07882244
|
Filing Dt:
|
05/08/1992
|
|
Title:
|
LOW-POWER INTEGRATED CIRCUIT WITH SELECTABLE BATTERY MODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1993
|
Application #:
|
07884269
|
Filing Dt:
|
05/08/1992
|
|
Title:
|
NONVOLATILE MICROPROCESSOR WITH PREDETERMINED STATE ON POWER-DOWN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/1994
|
Application #:
|
07889730
|
Filing Dt:
|
05/28/1992
|
|
Title:
|
ARCHITECTURE FOR PROGRAMMABLE DELAY LINE INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/1997
|
Application #:
|
07899409
|
Filing Dt:
|
06/16/1992
|
|
Title:
|
CMOS INTEGRATED CIRCUIT WITH REDUCED SUBSCEPTIBILITY TO PMOS PUNCHTHROUGH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
07957571
|
Filing Dt:
|
10/07/1992
|
|
Title:
|
BATTERY CHARGER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/1996
|
Application #:
|
08015506
|
Filing Dt:
|
02/09/1993
|
|
Title:
|
LOW POWER MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/1995
|
Application #:
|
08019932
|
Filing Dt:
|
02/19/1993
|
|
Title:
|
METHOD FOR DATA COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
08031776
|
Filing Dt:
|
03/15/1993
|
|
Title:
|
PORTABLE DATA CARRIER MOUNTING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08089923
|
Filing Dt:
|
07/09/1993
|
|
Title:
|
DIGITAL POTENTIOMETER WITH STACKABLE CONFIGURATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/1996
|
Application #:
|
08174584
|
Filing Dt:
|
12/28/1993
|
|
Title:
|
MICROPROCESSOR WITH SINGLE PIN FOR MEMORY WIPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1996
|
Application #:
|
08179391
|
Filing Dt:
|
03/14/1994
|
|
Title:
|
ELECTRONIC MODULE ENERGY STORAGE CIRCUITRY AREAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/1997
|
Application #:
|
08247941
|
Filing Dt:
|
05/24/1994
|
|
Title:
|
SECURE STORAGE OF MONETARY EQUIVALENT DATA SYSTEMS AND PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/1997
|
Application #:
|
08253445
|
Filing Dt:
|
06/07/1994
|
|
Title:
|
TEMPERATURE DETECTOR SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/1997
|
Application #:
|
08259290
|
Filing Dt:
|
06/13/1994
|
|
Title:
|
INTEGRATED CIRCUIT MEMORY WITH VERFICATION UNIT WHICH RESETS AN ADDRESS TRANSLATION REGISTER UPON FAILURE TO DEFINE ONE-TO-ONE CORRESPONDENCES BETWEEN ADDRESSES AND MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
08259421
|
Filing Dt:
|
06/14/1994
|
|
Title:
|
INTEGRATED CIRCUIT WITH REAL TIME, ELAPSED TIME, AND CYCLE COUNTER CLOCKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1995
|
Application #:
|
08277933
|
Filing Dt:
|
07/05/1994
|
|
Title:
|
DOUBLE-BUFFERED SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1996
|
Application #:
|
08299031
|
Filing Dt:
|
08/31/1994
|
|
Title:
|
COMMUNICATION MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1997
|
Application #:
|
08299040
|
Filing Dt:
|
08/31/1994
|
|
Title:
|
MEMORY FOR AN ELECTRONIC TOKEN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/1997
|
Application #:
|
08312490
|
Filing Dt:
|
09/26/1994
|
|
Title:
|
PROGRAMMABLE DELAY LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08333571
|
Filing Dt:
|
11/02/1994
|
|
Title:
|
IDENTIFIABLE MODULES ON A SERIAL BUS SYSTEM AND CORRESPONDING IDENTIFICATION METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08342068
|
Filing Dt:
|
11/18/1994
|
|
Title:
|
PORTABLE ELECTRONIC MODULE HAVING EPROM MEMORY, SYSTEMS AND PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1998
|
Application #:
|
08346556
|
Filing Dt:
|
11/29/1994
|
|
Title:
|
ELECTRICAL/MECHANICAL ACCESS CONTROL SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08347662
|
Filing Dt:
|
12/01/1994
|
|
Title:
|
MODULE MPUNTING AND ADHESION SYSTEMS AND METHODS FOR ELECTRONIC MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08348513
|
Filing Dt:
|
12/01/1994
|
|
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION SYSTEMS AND METHODS FOR ELECTRONIC TOKENS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08355362
|
Filing Dt:
|
12/13/1994
|
|
Title:
|
ELECTRONIC TOKEN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08355389
|
Filing Dt:
|
12/13/1994
|
|
Title:
|
WAND FOR READING AND WRITING INFORMATION TO ELECTRONIC TOKENS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08355934
|
Filing Dt:
|
12/14/1994
|
|
Title:
|
SYSTEMS AND METHODS TO GATHER, STORE, AND TRANSFER INFORMATION FROM ELECTRO/MECHANICAL TOOLS AND INSTRUMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
08365252
|
Filing Dt:
|
12/28/1994
|
|
Title:
|
A METHOD OF COMMUNICATING OVER A SINGLE WIRE BUS BETWEEN A HOST DEVICE AND A MODULE DEVICE WHICH MEASURES THERMAL ACCUMULATION OVER TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08366334
|
Filing Dt:
|
12/28/1994
|
|
Title:
|
RAM/ROM HYBRID MEMORY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1996
|
Application #:
|
08388042
|
Filing Dt:
|
02/10/1995
|
|
Title:
|
NONVOLATILE CONTROL ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08389840
|
Filing Dt:
|
02/10/1995
|
|
Title:
|
DIGITAL POTENTIOMETER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
08404210
|
Filing Dt:
|
03/14/1995
|
|
Title:
|
INTEGRATED CIRCUIT FOR IDENTIFYING AN ITEM VIA A SERIAL PORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
08476410
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
SYSTEMS AND METHODS FOR MEMORY CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/1997
|
Application #:
|
08480725
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
CMOS INTEGRATED CIRCUIT WITH REDUCED SUSCEPTIBILITY TO PMOS PUNCHTHROUGH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08483780
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
ELECTRICAL/MECHANICAL ACCESS CONTROL SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08484034
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
SYSTEMS AND METHODS FOR MEMORY CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/1997
|
Application #:
|
08486563
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
POWER REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/1997
|
Application #:
|
08487821
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
METHOD OF ASSEMBLING ELECTRONIC COMPONENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08492660
|
Filing Dt:
|
06/20/1995
|
|
Title:
|
ELECTRONIC KEY WITH THREE MODES OF AUTOMATIC SELF-DISABLEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08495710
|
Filing Dt:
|
06/27/1995
|
|
Title:
|
JITTER ATTENUATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1999
|
Application #:
|
08497301
|
Filing Dt:
|
06/30/1995
|
|
Title:
|
A CIRCUIT FOR PROVIDING A SWITCH SIGNAL TO TRIGGER CHANGER IN A DIGITAL POTENTIOMETER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1997
|
Application #:
|
08497490
|
Filing Dt:
|
06/30/1995
|
|
Title:
|
POTENTIOMETER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1996
|
Application #:
|
08518906
|
Filing Dt:
|
08/24/1995
|
|
Title:
|
CRYSTAL OSCILLATOR BIAS STABILIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/1996
|
Application #:
|
08518938
|
Filing Dt:
|
08/24/1995
|
|
Title:
|
PREPACKAGED CRYSTAL OSCILLATOR CALIBRATION AND CONFIGURATION INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08536023
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
OVERSAMPLED STATE MACHINE FOR JITTER TOLERANT PULSE DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1997
|
Application #:
|
08536895
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
AMPLIFIER WITH POLE/ZERO COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/1997
|
Application #:
|
08536897
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
TUNABLE TONE CONTROL CIRCUIT AND A DEVICE AND METHOD FOR TUNING THE RC CONSTANTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/1997
|
Application #:
|
08536906
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
APPARATUS FOR ADJUSTING SAMPLE POINTS BASED UPON MEASURED INTERSYMBOL INTERFERENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
08563152
|
Filing Dt:
|
11/27/1995
|
|
Title:
|
DUAL STORAGE CELL MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08577036
|
Filing Dt:
|
12/22/1995
|
|
Title:
|
RECEPTACLE APPARATUS FOR ELECTRONIC MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08594975
|
Filing Dt:
|
01/31/1996
|
|
Title:
|
TRANSFER OF VALUABLE INFORMATION BETWEEN A SECURE MODULE AND ANOTHER MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08595014
|
Filing Dt:
|
01/31/1996
|
|
Title:
|
METHOD, APPARATUS, AND SYSTEM FOR TRANSFERRING UNITS OF VALUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08611035
|
Filing Dt:
|
03/05/1996
|
|
Title:
|
UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART) SLAVE DEVICE CONTAINING AN IDENTIFIER FOR COMMUNICATION ON A ONE-WIRE BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08611036
|
Filing Dt:
|
03/05/1996
|
|
Title:
|
METHOD AND SYSTEM FOR MEASURING A MAXIMUM AND MINIMUM RESPONSE TIME OF A PLURALITY OF DEVICES ON A DATA BUS AND ADAPTING THE TIMING OF READ AND WRITE TIME SLOTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08643849
|
Filing Dt:
|
05/07/1996
|
|
Title:
|
BATTERY MANAGEMENT SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08650664
|
Filing Dt:
|
05/20/1996
|
|
Title:
|
COMMAND/DATA TRANSFER PROTOCOL FOR ONE -WIRE -BUS ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08654464
|
Filing Dt:
|
05/28/1996
|
|
Title:
|
SINGLE WIRE COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/1998
|
Application #:
|
08678339
|
Filing Dt:
|
07/11/1996
|
|
Title:
|
TEMPERATURE COMPENSATED NANOPOWER VOLTAGE/CURRENT REFERENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08683937
|
Filing Dt:
|
07/19/1996
|
|
Title:
|
SECURE MODULE WITH MICROPROCESSOR AND CO-PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08684644
|
Filing Dt:
|
07/19/1996
|
|
Title:
|
MICROCIRCUIT WITH MEMORY THAT IS PROTECTED BY BOTH HARDWARE AND SOFTWARE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08688420
|
Filing Dt:
|
07/30/1996
|
|
Title:
|
SYSTEMS AND METHODS TO CONVERT SIGNALS MULTIPIEXED ON A SINGLE WIRE TO THREE WIRE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08688589
|
Filing Dt:
|
07/30/1996
|
|
Title:
|
AUTO ZERO CIRCUITRY AND ASSOCIATED METHOD
|
|
