Total properties:
202
Page
1
of
3
Pages:
1 2 3
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11566915
|
Filing Dt:
|
12/05/2006
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
FAST ON-CHIP DECOUPLING CAPACITANCE BUDGETING METHOD AND DEVICE FOR REDUCED POWER SUPPLY NOISE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11567020
|
Filing Dt:
|
12/05/2006
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
HIGH PASS FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11567249
|
Filing Dt:
|
12/06/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
DIE POSITIONING FOR PACKAGED INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11569933
|
Filing Dt:
|
12/01/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
WIRELESS MOBILE DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11569934
|
Filing Dt:
|
12/01/2006
|
Publication #:
|
|
Pub Dt:
|
08/23/2007
| | | | |
Title:
|
Wireless mobile device
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
11570302
|
Filing Dt:
|
12/08/2006
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
WIRELESS COMMUNICATION UNIT AND METHOD FOR PROCESSING A CODE DIVISION MULTIPLE ACCESS SIGNAL
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11570303
|
Filing Dt:
|
12/08/2006
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
Memory Cache Control Arrangement and a Method of Performing a Coherency Operation Therefor
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11571099
|
Filing Dt:
|
12/30/2008
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
ARRANGEMENT AND METHOD FOR DUAL MODE OPERATION IN A COMMUNICATION SYSTEM TERMINAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11573078
|
Filing Dt:
|
03/05/2008
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
SEMICONDUCTOR SWITCH ARRANGEMENT AND AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
11574474
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
12/20/2007
| | | | |
Title:
|
VIRTUAL ADDRESS CACHE AND METHOD FOR SHARING DATA USING A UNIQUE TASK IDENTIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11574478
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
POWER SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11574495
|
Filing Dt:
|
11/20/2008
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
METHOD FOR ESTIMATING POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11574496
|
Filing Dt:
|
02/28/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
A DESIGN RULE CHECKING SYSTEM AND METHOD, FOR CHECKING COMPLIANCE OF AN INTEGREATED CIRCUIT DESIGN WITH A PLURALITY OF DESIGN RULES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11574756
|
Filing Dt:
|
03/06/2007
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
WIRELESS COMMUNICATION DEVICE AND DATA INTERFACE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11574864
|
Filing Dt:
|
03/07/2007
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
Virtual Address Cache and Method for Sharing Data Stored in a Virtual Address Cache
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
11574867
|
Filing Dt:
|
03/07/2007
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
APPARATUS AND CONTROL INTERFACE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11575001
|
Filing Dt:
|
03/09/2007
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
Title:
|
DESCRIPTOR-BASED MEMORY MANAGEMENT UNIT AND METHOD FOR MEMORY MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
11575002
|
Filing Dt:
|
11/17/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
APPARATUS AND METHOD FOR CONTROLLING VOLTAGE AND FREQUENCY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11575003
|
Filing Dt:
|
02/04/2008
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
APPARATUS AND METHOD FOR MULTIPLE ENDIAN MODE BUS MATCHING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11575004
|
Filing Dt:
|
12/06/2007
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
Apparatus and Method for Controlling Voltage and Frequency
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11575721
|
Filing Dt:
|
03/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
Semiconductor Device and Method of Forming the Same
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11576134
|
Filing Dt:
|
03/27/2007
|
Publication #:
|
|
Pub Dt:
|
10/23/2008
| | | | |
Title:
|
POWER SWITCHING APPARATUS WITH OPEN-LOAD DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11576135
|
Filing Dt:
|
03/27/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
POWER SWITCHING APPARATUS WITH OVERLOAD PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
11576152
|
Filing Dt:
|
03/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR PACKAGE AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
11608616
|
Filing Dt:
|
12/08/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
ADAPTIVE DISABLING OF DEBLOCK FILTERING BASED ON A CONTENT CHARACTERISTIC OF VIDEO INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
11608690
|
Filing Dt:
|
12/08/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
SYSTEM AND METHOD OF DETERMINING DEBLOCKING CONTROL FLAG OF SCALABLE VIDEO SYSTEM FOR INDICATING PRESENTATION OF DEBLOCKING PARAMETERS FOR MULTIPLE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11609077
|
Filing Dt:
|
12/11/2006
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
CELL PHONE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11609102
|
Filing Dt:
|
12/11/2006
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
METHOD FOR ESTIMATING PROCESSOR ENERGY USAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
11609664
|
Filing Dt:
|
12/12/2006
|
Publication #:
|
|
Pub Dt:
|
04/12/2007
| | | | |
Title:
|
METHOD FOR MAKING A SEMICONDUCTOR STRUCTURE USING SILICON GERMANIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11610768
|
Filing Dt:
|
12/14/2006
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
CONTROLLED ELECTROLESS PLATING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11610956
|
Filing Dt:
|
12/14/2006
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
COMMUNICATION STEERING FOR USE IN A MULTI-MASTER SHARED RESOURCE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11612626
|
Filing Dt:
|
12/19/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
BYTE WRITEABLE MEMORY WITH BIT-COLUMN VOLTAGE SELECTION AND COLUMN REDUNDANCY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
11613326
|
Filing Dt:
|
12/20/2006
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING AN ACTIVE REGION AND TWO LAYERS HAVING DIFFERENT STRESS CHARACTERISTICS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11616142
|
Filing Dt:
|
12/26/2006
|
Publication #:
|
|
Pub Dt:
|
11/15/2007
| | | | |
Title:
|
HIGH SENSITIVITY SENSOR FOR TAGGED MAGNETIC BEAD BIOASSAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
11616410
|
Filing Dt:
|
12/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
PARALLEL PROCESSING FOR SINGLE ANTENNA INTERFERENCE CANCELLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11616635
|
Filing Dt:
|
12/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
MEMORY CELLS WITH LOWER POWER CONSUMPTION DURING A WRITE OPERATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11617763
|
Filing Dt:
|
12/29/2006
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
SCAN CELL FOR AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11617770
|
Filing Dt:
|
12/29/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
POWER MANAGEMENT IN INTEGRATED CIRCUITS USING PROCESS DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11619070
|
Filing Dt:
|
01/02/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
SYSTEM HAVING A MEMORY VOLTAGE CONTROLLER WHICH VARIES AN OPERATING VOLTAGE OF A MEMORY AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
11619294
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
PROGRESSIVE MEMORY INITIALIZATION WITH WAITPOINTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11619298
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
HARDWARE-BASED MEMORY INITIALIZATION WITH SOFTWARE SUPPORT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11619301
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
SELECTIVE GUARDED MEMORY ACCESS ON A PER-INSTRUCTION BASIS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11619808
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
MEMORY WITH SHARED WRITE BIT LINE(S)
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11619833
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
Novel MBMS user detection scheme for 3GPP LTE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11619861
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
FORMING A SEMICONDUCTOR DEVICE HAVING A METAL ELECTRODE AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11619862
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
EFFICIENT FIXED-POINT REAL-TIME THRESHOLDING FOR SIGNAL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11619932
|
Filing Dt:
|
01/04/2007
|
Title:
|
METHOD AND SYSTEM FOR TRANSMITTING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11620074
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
METHOD OF PACKAGING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11620075
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
LIGHT ERASABLE MEMORY AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11620080
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
DYNAMIC MODULE OUTPUT DEVICE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
11620203
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
MULTI-USER MIMO-SDMA FOR FINITE RATE FEEDBACK SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
11620460
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
REDUCTION OF BLOCK EFFECTS IN SPATIALLY RE-SAMPLED IMAGE INFORMATION FOR BLOCK-BASED IMAGE CODING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11620485
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
INTRA-CHASSIS PACKET ARBITRATION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
11620540
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
METHOD AND SYSTEM FOR SAMPLING VIDEO DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11620987
|
Filing Dt:
|
01/08/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
ANNEAL OF EPITAXIAL LAYER IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
11621355
|
Filing Dt:
|
01/09/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
RADIO FREQUENCY RECEIVER HAVING DYNAMIC BANDWIDTH CONTROL AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11621387
|
Filing Dt:
|
01/09/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
FRACTIONALLY RELATED MULTIRATE SIGNAL PROCESSOR AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11621420
|
Filing Dt:
|
01/09/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
DIGITAL CLOCK GENERATING CIRCUIT AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
11621487
|
Filing Dt:
|
01/09/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
HANDHELD DEVICE FOR DIALING OF PHONE NUMBERS EXTRACTED FROM A VOICEMAIL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11621844
|
Filing Dt:
|
01/10/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
CLOCK JITTER MINIMIZATION IN A CONTINUOUS TIME SIGMA DELTA ANALOG-TO-DIGITAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11622402
|
Filing Dt:
|
01/11/2007
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
AUTOMATIC GAIN CONTROL USING MULTIPLE EQUALIZED ESTIMATES AND DYNAMIC HYSTERESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11624454
|
Filing Dt:
|
01/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR AFFECTING A PORTION OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
11625350
|
Filing Dt:
|
01/22/2007
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
PACKAGED DEVICE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11625882
|
Filing Dt:
|
01/23/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
METHOD OF MAKING A NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11626681
|
Filing Dt:
|
01/24/2007
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
PROGRAMMING AND ERASING STRUCTURE FOR A FLOATING GATE MEMORY CELL AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11626753
|
Filing Dt:
|
01/24/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING TRENCHES AND DISCONTINUOUS STORAGE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11626762
|
Filing Dt:
|
01/24/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING FINS AND DISCONTINUOUS STORAGE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
11626768
|
Filing Dt:
|
01/24/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING TRENCHES AND DISCONTINUOUS STORAGE ELEMENTS AND PROCESSES OF FORMING AND USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11626924
|
Filing Dt:
|
01/25/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR CLOSED LOOP OFFSET CANCELLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11626928
|
Filing Dt:
|
01/25/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
DUAL GATE LDMOS DEVICE FABRICATION METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11627229
|
Filing Dt:
|
01/25/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR SECURE SCAN TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11627445
|
Filing Dt:
|
01/26/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
MEMORY SYSTEM WITH RAM ARRAY AND REDUNDANT RAM MEMORY CELLS HAVING A DIFFERENT DESIGNED CELL CIRCUIT TOPOLOGY THAN CELLS OF NON REDUNDANT RAM ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11627633
|
Filing Dt:
|
01/26/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR REDUCING NOISE IN SENSORS WITH CAPACITIVE PICKUP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11627725
|
Filing Dt:
|
01/26/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE HAVING HIGH VOLTAGE TRANSISTORS, NON-VOLATILE MEMORY TRANSISTORS, AND LOGIC TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
11627817
|
Filing Dt:
|
01/26/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A LAYER OF DISCONTINUOUS STORAGE ELEMENTS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11627980
|
Filing Dt:
|
01/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
BOND PAD FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11639676
|
Filing Dt:
|
12/15/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
METHODS AND APPARATUS FOR A MULTI-MODE ANALOG-TO-DIGITAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
11645870
|
Filing Dt:
|
12/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
DYNAMIC ALLOCATION OF MESSAGE BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11647653
|
Filing Dt:
|
12/29/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
Queued interface devices, multi-core peripheral systems, and methods for sharing a peripheral in a multi-core system
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
11649076
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
REDUCING A PEAK-TO-AVERAGE RATIO OF A SIGNAL USING FILTERING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11649094
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
TOP CONTACT ALIGNMENT IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11649136
|
Filing Dt:
|
01/03/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
REDUCING A PEAK-TO-AVERAGE RATIO OF A SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2010
|
Application #:
|
11650188
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
LDMOS DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
11650252
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
DUAL INTERLAYER DIELECTRIC STRESSOR INTEGRATION WITH A SACRIFICIAL UNDERLAYER FILM STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11650253
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
INTEGRATED ASSIST FEATURES FOR EPITAXIAL GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11650254
|
Filing Dt:
|
01/04/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
INTEGRATED ASSIST FEATURES FOR EPITAXIAL GROWTH BULK TILES WITH COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
11650697
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
INTEGRATED ASSIST FEATURES FOR EPITAXIAL GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11651253
|
Filing Dt:
|
01/08/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
INTEGRATED ASSIST FEATURES FOR EPITAXIAL GROWTH BULK/SOI HYBRID TILES WITH COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
11651858
|
Filing Dt:
|
01/10/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
CALIBRATING A DIGITAL-TO-ANALOG CONVERTER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11655461
|
Filing Dt:
|
01/19/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
Multilayer silicon nitride deposition for a semiconductor device
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11655557
|
Filing Dt:
|
01/18/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
DIFFERENTIAL CAPACITIVE SENSOR AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2009
|
Application #:
|
11668210
|
Filing Dt:
|
01/29/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
METHOD OF FORMING A MULTI-BIT NONVOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11668267
|
Filing Dt:
|
01/29/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
MEMORY SYSTEM HAVING GLOBAL BUFFERED CONTROL FOR MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11668453
|
Filing Dt:
|
01/29/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
SEMICONDUCTOR WAFER WITH IMPROVED CRACK PROTECTION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11668472
|
Filing Dt:
|
01/30/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONTROLLING LIGHT EMITTING DIODE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11668689
|
Filing Dt:
|
01/30/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
Varied Solder Mask Opening Diameters Within a Ball Grid Array Substrate
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
11668780
|
Filing Dt:
|
01/30/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
INSTRUCTION-BASED TIMER CONTROL DURING DEBUG
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11668787
|
Filing Dt:
|
01/30/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
SELECTIVE TIMER CONTROL DURING SINGLE-STEP INSTRUCTION EXECUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11669307
|
Filing Dt:
|
01/31/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
SPLIT GATE MEMORY CELL METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
11669556
|
Filing Dt:
|
01/31/2007
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
LOCALIZED ALLOYING FOR IMPROVED BOND RELIABILITY
|
|