|
Total properties:
10
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09444781
|
Filing Dt:
|
11/22/1999
|
|
Title:
|
METHOD FOR IMPROVING THE EFFICIENCY OF WEIGHED RANDOM PATTERN TESTS THROUGH REVERSE WEIGHT SIMULATION USING EFFECTIVE PATTERN MASKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09514870
|
Filing Dt:
|
02/28/2000
|
|
Title:
|
METHOD AND APPARATUS FOR TESTING MULTI-PORT MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
09661602
|
Filing Dt:
|
09/14/2000
|
|
Title:
|
APPARATUS AND METHODS FOR EVALUATING PERFORMANCE OF ENDOSCOPY DEVICES AND SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09678554
|
Filing Dt:
|
10/04/2000
|
|
Title:
|
INHIBITORS OF PROTEIN FARNESYLTRANSFERASE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
09697362
|
Filing Dt:
|
10/26/2000
|
|
Title:
|
TEST SEQUENCES GENERATED BY AUTOMATIC TEST PATTERN GENERATION AND APPLICABLE TO CIRCUITS WITH EMBEDDED MULTI-PORT RAMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09739048
|
Filing Dt:
|
12/18/2000
|
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
|
Title:
|
METHOD FOR DIAGNOSING FAILURES USING INVARIANT ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09745603
|
Filing Dt:
|
12/22/2000
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
|
Title:
|
RANDOM PATH DELAY TESTING METHODOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
09768121
|
Filing Dt:
|
01/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR REDUCING TEST DATA VOLUME IN THE TESTING OF LOGIC PRODUCTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
09972000
|
Filing Dt:
|
10/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
|
Title:
|
SYSTEM FOR REDUCING TEST DATA VOLUME IN THE TESTING OF LOGIC PRODUCTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10040122
|
Filing Dt:
|
01/02/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
|
Title:
|
METHOD FOR IDENTIFYING TEST POINTS TO OPTIMIZE THE TESTING OF INTEGRATED CIRCUITS USING A GENETIC ALGORITHM
|
|
