Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 027871/0645 | |
| Pages: | 10 |
| | Recorded: | 03/15/2012 | | |
| Attorney Dkt #: | RAY-071US (28676-3141) |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13334650
|
Filing Dt:
|
12/22/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
|
Title:
|
Heterogeneous Chip Integration with Low Loss Interconnection through Adaptive Patterning
|
|
|
Assignee
|
|
|
|
|
| 870 WINTER STREET |
| WALTHAM, MASSACHUSETTS 02451-1449 |
|
|
Correspondence name and address
|
| |
JOSEPH M. MARAIA
|
| |
100 SUMMER STREET, SUITE 2250
|
| |
BOSTON, MA 02110
|
Search Results as of:
06/01/2024 12:58 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
