Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 007696/0648 | |
| Pages: | 5 |
| | Recorded: | 03/14/1996 | | |
| Conveyance: | RELEASE |
|
|
Total properties:
6
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1993
|
Application #:
|
07691996
|
Filing Dt:
|
04/26/1991
|
|
Title:
|
FIRST-IN FIRST-OUT MEMORY DEVICE AND METHOD FOR ACCESSING THE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/1994
|
Application #:
|
07692012
|
Filing Dt:
|
04/26/1991
|
|
Title:
|
HIGH SPEED FULL AND EMPTY FLAG GENERATORS FOR FIRST-IN FIRST-OUT MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1993
|
Application #:
|
07773972
|
Filing Dt:
|
10/08/1991
|
|
Title:
|
HIGH DENSITY LOCAL INTERCONNECT IN A SEMICONDUCTOR CIRCUIT USING METAL SILICIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1993
|
Application #:
|
07946042
|
Filing Dt:
|
09/15/1992
|
|
Title:
|
HIGH DENSITY LOCAL INTERCONNECT IN AN INTEGRATED CIRCUIT USING METAL SILICIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/1994
|
Application #:
|
07995224
|
Filing Dt:
|
12/22/1992
|
|
Title:
|
MASTER SLICE GATE ARRAY INTEGRATED CIRCUITS WITH BASIC CELLS ADAPTABLE FOR BOTH INPUT/OUTPUT AND LOGIC FUNCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/1994
|
Application #:
|
08035873
|
Filing Dt:
|
03/23/1993
|
|
Title:
|
FAST TRANSMISSION GATE SWITCH
|
|
|
Assignee
|
|
|
|
|
| 851 MARTIN AVENUE |
| SANTA CLARA, CALIFORNIA 95050 |
|
|
Correspondence name and address
|
| |
GEORGINA INJAYAN
|
| |
FEDERAL RESEARCH CORPORATION
|
| |
400 SEVENTH ST., N.W.
|
| |
SUITE 101
|
| |
WASHINGTON, DC 20004
|
Search Results as of:
05/26/2024 01:34 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
