Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 048586/0650 | |
| Pages: | 3 |
| | Recorded: | 03/13/2019 | | |
| Attorney Dkt #: | AMS001US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2020
|
Application #:
|
16250424
|
Filing Dt:
|
01/17/2019
|
|
Publication #:
|
|
Pub Dt:
|
09/19/2019
| | | | |
|
Title:
|
Adjustable Integrated Circuits and Methods for Designing the Same
|
|
|
Assignee
|
|
|
|
|
| 1735 TECHNOLOGY DRIVE |
| SUITE 420 |
| SAN JOSE, CALIFORNIA 95110 |
|
|
Correspondence name and address
|
| |
SILICON VALLEY PATENT GROUP LLP
|
| |
4010 MOOORPARK AVE.
|
| |
SUITE 210
|
| |
SAN JOSE, CA 95117
|
Search Results as of:
10/31/2024 08:33 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
