|
Total properties:
19
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/1995
|
Application #:
|
07326573
|
Filing Dt:
|
03/21/1989
|
|
Title:
|
APPARATUS FOR VARYING DURATION OF CLOCK SIGNAL PROVIDED IN COMMON TO TWO PROCESSORS BASED UPON INSTRUCTIONS EXECUTED BY BOTH PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/1995
|
Application #:
|
07996911
|
Filing Dt:
|
12/28/1992
|
|
Title:
|
GRAPHICS RENDERING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1996
|
Application #:
|
08012287
|
Filing Dt:
|
02/01/1993
|
|
Title:
|
DATA-ARRAY PROCESSING AND MEMORY SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1996
|
Application #:
|
08012483
|
Filing Dt:
|
02/01/1993
|
|
Title:
|
DATA-ARRAY PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/1997
|
Application #:
|
08034838
|
Filing Dt:
|
02/01/1993
|
|
Title:
|
VIRTUAL MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08088725
|
Filing Dt:
|
07/07/1993
|
|
Title:
|
COMPUTER SYSTEM WITH IMPROVED PIXEL PROCESSING CAPABILITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/1996
|
Application #:
|
08110180
|
Filing Dt:
|
02/01/1993
|
|
Title:
|
A DATA-ARRAY PROCESSING SYSTEM WHEREIN PARALLEL PROCESSORS ACCESS TO THE MEMORY SYSTEM IS OPTIMIZED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
08901799
|
Filing Dt:
|
07/28/1997
|
|
Title:
|
3D GRAPHICS OBJECT COPYING WITH REDUCED EDGE ARTIFACTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
09591225
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
GRAPHIC MEMORY MANAGEMENT WITH INVISIBLE HARDWARE-MANAGED PAGE FAULTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
09591226
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
AUTONOMOUS ADDRESS TRANSLATION IN GRAPHIC SUBSYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09591228
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
TEXTURE CACHING WITH CHANGE OF UPDATE RULES AT LINE END
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09591229
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
MULTI-POOL TEXTURE MEMORY MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
09591230
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
TEXTURE DOWNLOAD DMA CONTROLLER SYNCHING MULTIPLE INDEPENDENTLY-RUNNING RASTERIZERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09591231
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
DOUBLY-VIRTUALIZED TEXTURE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
09591532
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
DIRECT-MAPPED TEXTURE CACHING WITH CONCISE TAGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
09591533
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
TEXTURE CACHING WITH BACKGROUND PRELOADING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
09632447
|
Filing Dt:
|
08/04/2000
|
|
Title:
|
APPARATUS FOR PROVIDING VIDEODRIVING CAPABILITY FROM VARIOUS TYPES OF DACS;
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
09633091
|
Filing Dt:
|
08/04/2000
|
|
Title:
|
PHASE CORRECTION FOR MULTIPLE PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09633092
|
Filing Dt:
|
08/04/2000
|
|
Title:
|
SELECTABLE BACK END UNIT
|
|
