Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 021205/0667 | |
| Pages: | 9 |
| | Recorded: | 07/08/2008 | | |
| Attorney Dkt #: | 220763.000433 |
| Conveyance: | SECURITY AGREEMENT |
|
|
Total properties:
10
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09375843
|
Filing Dt:
|
08/16/1999
|
|
Title:
|
METHOD AND APPARATUS FOR LOGIC SYNTHESIS WITH ELABORATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
10627933
|
Filing Dt:
|
07/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
|
Title:
|
CIRCUIT OPTIMIZATION FOR MINIMUM PATH TIMING VIOLATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10838811
|
Filing Dt:
|
05/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
|
Title:
|
METHOD FOR OPTIMAL DRIVER SELECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
10998204
|
Filing Dt:
|
11/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
|
Title:
|
DESIGN METHOD AND ARCHITECTURE FOR POWER GATE SWITCH PLACEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2010
|
Application #:
|
11150031
|
Filing Dt:
|
06/10/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
|
Title:
|
METHOD THAT ALLOWS FLEXIBLE EVALUATION OF POWER-GATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11193149
|
Filing Dt:
|
07/29/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
|
Title:
|
AUTOMATIC EXTENSION OF CLOCK GATING TECHNIQUE TO FINE-GRAINED POWER GATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11193149
|
Filing Dt:
|
07/29/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
|
Title:
|
AUTOMATIC EXTENSION OF CLOCK GATING TECHNIQUE TO FINE-GRAINED POWER GATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11331913
|
Filing Dt:
|
01/13/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
|
Title:
|
DESIGN METHOD AND ARCHITECTURE FOR POWER GATE SWITCH PLACEMENT AND INTERCONNECTION USING TAPLESS LIBRARIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11551149
|
Filing Dt:
|
10/19/2006
|
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
|
Title:
|
AUTOMATIC VOLTAGE DROP OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11952937
|
Filing Dt:
|
12/07/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
|
Title:
|
AUTOMATIC EXTENSION OF CLOCK GATING TECHNIQUE TO FINE-GRAINED POWER GATING
|
|
|
Assignee
|
|
|
|
|
| 3003 TASMAN DRIVE |
| SANTA CLARA, CALIFORNIA 95054 |
|
|
Correspondence name and address
|
| |
MICHAEL J. BRIGNATI, PH.D.
|
| |
TROUTMAN SANDERS LLP
|
| |
600 PEACHTREE STREET, N.E.
|
| |
ATLANTA, GA 30308-2216
|
Search Results as of:
05/23/2024 02:57 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
