USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	066368/0671			Pages:	27
		Recorded:	01/19/2024
Attorney Dkt #:	850063.001(OTHER LFS-4)
Conveyance:	CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).

Total properties: 13

Patent #:	8482070	Issue Dt:	07/09/2013	Application #:	13564407	Filing Dt:	08/01/2012
Title:	SILICON-ON-INSULATOR CMOS INTEGRATED CIRCUIT WITH MULTIPLE THRESHOLD VOLTAGES AND A METHOD FOR DESIGNING THE SAME

Patent #:	9165908	Issue Dt:	10/20/2015	Application #:	13932134	Filing Dt:	07/01/2013
Publication #:	US20140017821	Pub Dt:	01/16/2014
Title:	ON-SOI INTEGRATED CIRCUIT COMPRISING A TRIAC FOR PROTECTION AGAINST ELECTROSTATIC DISCHARGES

Patent #:	9337302	Issue Dt:	05/10/2016	Application #:	13933379	Filing Dt:	07/02/2013
Publication #:	US20140017856	Pub Dt:	01/16/2014
Title:	On-SOI integrated circuit comprising a subjacent protection transistor

Patent #:	9029955	Issue Dt:	05/12/2015	Application #:	13933396	Filing Dt:	07/02/2013
Publication #:	US20140017871	Pub Dt:	01/16/2014
Title:	INTEGRATED CIRCUIT ON SOI COMPRISING A BIPOLAR TRANSISTOR WITH ISOLATING TRENCHES OF DISTINCT DEPTHS

Patent #:	9092590	Issue Dt:	07/28/2015	Application #:	14105382	Filing Dt:	12/13/2013
Publication #:	US20140173544	Pub Dt:	06/19/2014
Title:	METHOD FOR GENERATING A TOPOGRAPHY OF AN FDSOI INTEGRATED CIRCUIT

Patent #:	8937505	Issue Dt:	01/20/2015	Application #:	14134081	Filing Dt:	12/19/2013
Publication #:	US20140176228	Pub Dt:	06/26/2014
Title:	INTEGRATED CIRCUIT COMPRISING A CLOCK TREE CELL

Patent #:	9000840	Issue Dt:	04/07/2015	Application #:	14134167	Filing Dt:	12/19/2013
Publication #:	US20140176216	Pub Dt:	06/26/2014
Title:	INTEGRATED CIRCUIT COMPRISING A CLOCK TREE CELL

Patent #:	9136366	Issue Dt:	09/15/2015	Application #:	14156559	Filing Dt:	01/16/2014
Publication #:	US20140231916	Pub Dt:	08/21/2014
Title:	Transistor with coupled gate and ground plane

Patent #:	9479168	Issue Dt:	10/25/2016	Application #:	14225520	Filing Dt:	03/26/2014
Publication #:	US20140292374	Pub Dt:	10/02/2014
Title:	METHOD FOR CONTROLLING AN INTEGRATED CIRCUIT

Patent #:	9391057	Issue Dt:	07/12/2016	Application #:	14261757	Filing Dt:	04/25/2014
Publication #:	US20140319648	Pub Dt:	10/30/2014
Title:	INTEGRATED CIRCUIT ON SOI COMPRISING A TRANSISTOR PROTECTING FROM ELECTROSTATIC DISCHARGES

Patent #:	9911737	Issue Dt:	03/06/2018	Application #:	14435004	Filing Dt:	04/10/2015
Publication #:	US20150287722	Pub Dt:	10/08/2015
Title:	INTEGRATED CIRCUIT COMPRISING TRANSISTORS WITH DIFFERENT THRESHOLD VOLTAGES

Patent #:	9666577	Issue Dt:	05/30/2017	Application #:	14450597	Filing Dt:	08/04/2014
Publication #:	US20150061023	Pub Dt:	03/05/2015
Title:	On-SOI integrated circuit equipped with a device for protecting against electrostatic discharges

Patent #:	10062681	Issue Dt:	08/28/2018	Application #:	15591565	Filing Dt:	05/10/2017
Publication #:	US20170256531	Pub Dt:	09/07/2017
Title:	SOI INTEGRATED CIRCUIT EQUIPPED WITH A DEVICE FOR PROTECTING AGAINST ELECTROSTATIC DISCHARGES

Assignor

Exec Dt:

01/26/2023

Assignee

29 BOULEVARD ROMAIN ROLLAND

MONTROUGE, FRANCE 92120

Correspondence name and address
	TESSA MCCLURE
	701 FIFTH AVENUE, SUITE 5400
	SEED IP LAW GROUP LLP
	SEATTLE, WA 98104

Search Results as of: 05/29/2024 01:38 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6