Total properties:
19
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09103095
|
Filing Dt:
|
06/23/1998
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
Title:
|
METHOD FOR FORMING PROGRAMMABLE CMOS ROM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09119444
|
Filing Dt:
|
07/20/1998
|
Title:
|
SELF-ALIGNED CLOCK RECOVERY CIRCUIT WITH PROPORTIONAL PHASE DETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09154991
|
Filing Dt:
|
09/17/1998
|
Title:
|
ECHO CANCELER INCLUDING SUBBAND ECHO SUPPRESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09209787
|
Filing Dt:
|
12/11/1998
|
Title:
|
TUNGSTEN SILICIDE NITRIDE AS AN ELECTRODE FOR TANTALUM PENTOXIDE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09280103
|
Filing Dt:
|
03/29/1999
|
Title:
|
DEVICE COMPRISING N-CHANNEL SEMICONDUCTOR MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09292502
|
Filing Dt:
|
04/15/1999
|
Title:
|
WRITE DRIVER CIRCUIT HAVING PROGRAMMABLE OVERSHOOT AND UNDERSHOOT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09358558
|
Filing Dt:
|
07/22/1999
|
Title:
|
LOW POWER DIFFERENTIAL COMPARATOR WITH STABLE HYSTERESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09427312
|
Filing Dt:
|
10/26/1999
|
Title:
|
PHASE-LOCKED LOOP WITH DIGITALLY CONTROLLED, FREQUENCY-MULTIPLYING OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09444817
|
Filing Dt:
|
11/22/1999
|
Title:
|
METHOD OF POLISHING SEMICONDUCTOR STRUCTURES USING A TWO-STEP CHEMICAL MECHANICAL PLANARIZATION WITH SLURRY PARTICLES HAVING DIFFERENT PARTICLE BULK DENSITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09451053
|
Filing Dt:
|
11/30/1999
|
Title:
|
SURFACE TREATMENT ANNEAL OF HYDROGENATED SILICON-OXY-CARBIDE DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
09464574
|
Filing Dt:
|
12/16/1999
|
Title:
|
TRANSMISSION FRAME STRUCTURE FOR A SATELLITE DIGITAL AUDIO RADIO SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09464811
|
Filing Dt:
|
12/17/1999
|
Title:
|
INTEGRATION OF LOW K DIELECTRIC MATERIAL IN SEMICONDUCTOR CIRCUIT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09483576
|
Filing Dt:
|
01/14/2000
|
Title:
|
Polishing Fluid Polishing Method Semiconductor Device andSemiconductor Device Fabrication Method
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09495554
|
Filing Dt:
|
02/01/2000
|
Title:
|
TRACEBACK BUFFER MANAGEMENT FOR VLSI VITERBI DECODERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09541792
|
Filing Dt:
|
03/31/2000
|
Title:
|
SLURRY CONTAINER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09603717
|
Filing Dt:
|
06/27/2000
|
Title:
|
METHOD OF TESTING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09631862
|
Filing Dt:
|
08/03/2000
|
Title:
|
SUBSTRATE ISOLATION FOR ANALOG/DIGITAL IC CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09653531
|
Filing Dt:
|
08/31/2000
|
Title:
|
TRANSISTOR DEVICE HAVING AN ISOLATION STRUCTURE LOCATED UNDER A SOURCE REGION, DRAIN REGION AND CHANNEL REGION AND A METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09692012
|
Filing Dt:
|
10/19/2000
|
Title:
|
DUAL LEVEL GATE PROCESS FOR HOT CARRIER CONTROL IN DOUBLE DIFFUSED MOS TRANSISTORS
|
|