skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:016215/0677   Pages: 4
Recorded: 03/21/2005
Conveyance: CORRECTIVE RECORDATION FORM COVER SHEET
Total properties: 1
1
Patent #:
Issue Dt:
08/21/2007
Application #:
11016437
Filing Dt:
12/17/2004
Publication #:
Pub Dt:
03/09/2006
Title:
METHOD FOR FORMING ISOLATION LAYER IN SEMICONDUCTOR MEMORY DEVICE
Assignors
1
Exec Dt:
11/25/2004
2
Exec Dt:
11/25/2004
3
Exec Dt:
11/25/2004
Assignee
1
SAN 136-1, AMI-RI, BUBAL-UEP, ICHON-SHI
KYUNGKI-DO, KOREA, REPUBLIC OF
Correspondence name and address
SANDIP H. PATEL
MARSHALL, GERSTEIN & BORUN LLP
233 S. WACKER DRIVE, SUITE 6300
SEARS TOWER
CHICAGO, IL 60606-6357

Search Results as of: 06/17/2024 03:53 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT