Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 058315/0683 | |
| Pages: | 11 |
| | Recorded: | 12/07/2021 | | |
Attorney Dkt #: | 34300-1426_L0328C |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2024
|
Application #:
|
17542943
|
Filing Dt:
|
12/06/2021
|
Publication #:
|
|
Pub Dt:
|
03/24/2022
| | | | |
Title:
|
BLOCK FAMILY-BASED ERROR AVOIDANCE FOR MEMORY DEVICES
|
|
Assignee
|
|
|
8000 SOUTH FEDERAL WAY |
BOISE, IDAHO 83716-9632 |
|
Correspondence name and address
|
|
PATENT DOCKET ADMINISTRATOR
|
|
ONE LOWENSTEIN DRIVE
|
|
LOWENSTEIN SANDLER LLP
|
|
ROSELAND, NJ 07068
|
Search Results as of:
05/29/2024 04:09 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|