Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 031615/0690 | |
| Pages: | 4 |
| | Recorded: | 11/15/2013 | | |
| Attorney Dkt #: | 0403-02781 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
14081806
|
Filing Dt:
|
11/15/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
|
Title:
|
MEMORY INTERFACE CIRCUITS INCLUDING CALIBRATION FOR CAS LATENCY COMPENSATION IN A PLURALITY OF BYTE LANES
|
|
|
Assignee
|
|
|
|
|
| 3375 SCOTT BOULEVARD |
| #206 |
| SANTA CLARA, CALIFORNIA 95054 |
|
|
Correspondence name and address
|
| |
MICHAEL J. CHERSKOV
|
| |
123 WEST MADISON STREET
|
| |
SUITE 400
|
| |
CHICAGO, IL 60602
|
Search Results as of:
05/30/2024 10:25 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
