skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:047202/0690   Pages: 9
Recorded: 10/06/2018
Attorney Dkt #:CAVIUM LLC PORTFOLIO
Conveyance: CONVERSION
Total properties: 37
1
Patent #:
9781477
Issue Dt:
10/03/2017
Application #:
12774608
Filing Dt:
05/05/2010
Publication #:
US20110276710
Pub Dt:
11/10/2011
Title:
SYSTEM AND METHOD FOR LOW-LATENCY MULTIMEDIA STREAMING
2
Patent #:
9275336
Issue Dt:
03/01/2016
Application #:
14145374
Filing Dt:
12/31/2013
Publication #:
US20150186781
Pub Dt:
07/02/2015
Title:
METHOD AND SYSTEM FOR SKIPPING OVER GROUP(S) OF RULES BASED ON SKIP GROUP RULE
3
Patent #:
9544402
Issue Dt:
01/10/2017
Application #:
14145918
Filing Dt:
12/31/2013
Publication #:
US20150189046
Pub Dt:
07/02/2015
Title:
MULTI-RULE APPROACH TO ENCODING A GROUP OF RULES
4
Patent #:
9268855
Issue Dt:
02/23/2016
Application #:
14150550
Filing Dt:
01/08/2014
Publication #:
US20150195262
Pub Dt:
07/09/2015
Title:
PROCESSING REQUEST KEYS BASED ON A KEY SIZE SUPPORTED BY UNDERLYING PROCESSING ELEMENTS
5
Patent #:
9432284
Issue Dt:
08/30/2016
Application #:
14150572
Filing Dt:
01/08/2014
Publication #:
US20150195194
Pub Dt:
07/09/2015
Title:
METHOD AND APPARATUS FOR COMPILING SEARCH TREES FOR PROCESSING REQUEST KEYS BASED ON A KEY SIZE SUPPORTED BY UNDERLYING PROCESSING ELEMENTS
6
Patent #:
NONE
Issue Dt:
Application #:
14150602
Filing Dt:
01/08/2014
Publication #:
US20150195383
Pub Dt:
07/09/2015
Title:
METHODS AND SYSTEMS FOR SINGLE INSTRUCTION MULTIPLE DATA PROGRAMMABLE PACKET PARSERS
7
Patent #:
10447823
Issue Dt:
10/15/2019
Application #:
14150622
Filing Dt:
01/08/2014
Publication #:
US20150195384
Pub Dt:
07/09/2015
Title:
PACKET PARSING ENGINE
8
Patent #:
9667446
Issue Dt:
05/30/2017
Application #:
14150761
Filing Dt:
01/08/2014
Publication #:
US20150193689
Pub Dt:
07/09/2015
Title:
CONDITION CODE APPROACH FOR COMPARING RULE AND PACKET DATA THAT ARE PROVIDED IN PORTIONS
9
Patent #:
9647947
Issue Dt:
05/09/2017
Application #:
14152817
Filing Dt:
01/10/2014
Publication #:
US20150201047
Pub Dt:
07/16/2015
Title:
BLOCK MASK REGISTER KEY PROCESSING BY COMPILING DATA STRUCTURES TO TRAVERSE RULES AND CREATING A NEW RULE SET
10
Patent #:
NONE
Issue Dt:
Application #:
14170955
Filing Dt:
02/03/2014
Publication #:
US20150220872
Pub Dt:
08/06/2015
Title:
METHOD AND AN APPARATUS FOR WORK PACKET QUEUING, SCHEDULING, AND ORDERING WITH CONFLICT QUEUING
11
Patent #:
10291540
Issue Dt:
05/14/2019
Application #:
14542298
Filing Dt:
11/14/2014
Publication #:
US20160142333
Pub Dt:
05/19/2016
Title:
METHOD AND APPARATUS FOR PERFORMING A WEIGHTED QUEUE SCHEDULING USING A SET OF FAIRNESS FACTORS
12
Patent #:
10110515
Issue Dt:
10/23/2018
Application #:
14542350
Filing Dt:
11/14/2014
Publication #:
US20160142341
Pub Dt:
05/19/2016
Title:
PACKET SCHEDULING USING HIERARCHICAL SCHEDULING PROCESS
13
Patent #:
10447608
Issue Dt:
10/15/2019
Application #:
14542393
Filing Dt:
11/14/2014
Publication #:
US20160142331
Pub Dt:
05/19/2016
Title:
PACKET SCHEDULING USING HIERARCHICAL SCHEDULING PROCESS WITH PRIORITY PROPAGATION
14
Patent #:
9600614
Issue Dt:
03/21/2017
Application #:
14634446
Filing Dt:
02/27/2015
Publication #:
US20160224709
Pub Dt:
08/04/2016
Title:
AUTOMATED FLIP-FLOP INSERTIONS IN PHYSICAL DESIGN WITHOUT PERTURBATION OF ROUTING
15
Patent #:
9600620
Issue Dt:
03/21/2017
Application #:
14664680
Filing Dt:
03/20/2015
Publication #:
US20160275230
Pub Dt:
09/22/2016
Title:
REPEATER INSERTIONS PROVIDING REDUCED ROUTING PERTURBATION CAUSED BY FLIP-FLOP INSERTIONS
16
Patent #:
10567273
Issue Dt:
02/18/2020
Application #:
14671900
Filing Dt:
03/27/2015
Publication #:
US20160285744
Pub Dt:
09/29/2016
Title:
METHOD AND APPARATUS FOR BYPASS ROUTING OF MULTICAST DATA PACKETS AND AVOIDING REPLICATION TO REDUCE OVERALL SWITCH LATENCY
17
Patent #:
9547733
Issue Dt:
01/17/2017
Application #:
14675307
Filing Dt:
03/31/2015
Publication #:
US20160292329
Pub Dt:
10/06/2016
Title:
IDENTIFYING INVERSION ERROR IN LOGIC EQUIVALENCE CHECK
18
Patent #:
10303626
Issue Dt:
05/28/2019
Application #:
14675342
Filing Dt:
03/31/2015
Publication #:
US20160291932
Pub Dt:
10/06/2016
Title:
APPROACH FOR CHIP-LEVEL FLOP INSERTION AND VERIFICATION BASED ON LOGIC INTERFACE DEFINITION
19
Patent #:
9792400
Issue Dt:
10/17/2017
Application #:
14675356
Filing Dt:
03/31/2015
Publication #:
US20170068769
Pub Dt:
03/09/2017
Title:
DETERMINATION OF FLIP-FLOP COUNT IN PHYSICAL DESIGN
20
Patent #:
10824783
Issue Dt:
11/03/2020
Application #:
14675403
Filing Dt:
03/31/2015
Publication #:
US20160292330
Pub Dt:
10/06/2016
Title:
APPROACH FOR LOGIC SIGNAL GROUPING AND RTL GENERATION USING XML
21
Patent #:
10484311
Issue Dt:
11/19/2019
Application #:
14675450
Filing Dt:
03/31/2015
Publication #:
US20160294735
Pub Dt:
10/06/2016
Title:
METHOD AND APPARATUS FOR USING MULTIPLE LINKED MEMORY LISTS
22
Patent #:
10838719
Issue Dt:
11/17/2020
Application #:
14940538
Filing Dt:
11/13/2015
Publication #:
US20160139920
Pub Dt:
05/19/2016
Title:
CARRY CHAIN FOR SIMD OPERATIONS
23
Patent #:
10810011
Issue Dt:
10/20/2020
Application #:
14940585
Filing Dt:
11/13/2015
Publication #:
US20160140079
Pub Dt:
05/19/2016
Title:
IMPLEMENTING 128-BIT SIMD OPERATIONS ON A 64-BIT DATAPATH
24
Patent #:
9703722
Issue Dt:
07/11/2017
Application #:
14940679
Filing Dt:
11/13/2015
Publication #:
US20160140050
Pub Dt:
05/19/2016
Title:
METHOD AND SYSTEM FOR COMPRESSING DATA FOR A TRANSLATION LOOK ASIDE BUFFER (TLB)
25
Patent #:
10078601
Issue Dt:
09/18/2018
Application #:
14940982
Filing Dt:
11/13/2015
Publication #:
US20160140059
Pub Dt:
05/19/2016
Title:
APPROACH FOR INTERFACING A PIPELINE WITH TWO OR MORE INTERFACES IN A PROCESSOR
26
Patent #:
9678717
Issue Dt:
06/13/2017
Application #:
14941082
Filing Dt:
11/13/2015
Publication #:
US20160139883
Pub Dt:
05/19/2016
Title:
DISTRIBUTING RESOURCE REQUESTS IN A COMPUTING SYSTEM
27
Patent #:
10303514
Issue Dt:
05/28/2019
Application #:
14941182
Filing Dt:
11/13/2015
Publication #:
US20160139950
Pub Dt:
05/19/2016
Title:
SHARING RESOURCES IN A MULTI-CONTEXT COMPUTING SYSTEM
28
Patent #:
9772952
Issue Dt:
09/26/2017
Application #:
15598719
Filing Dt:
05/18/2017
Publication #:
US20170255566
Pub Dt:
09/07/2017
Title:
METHOD AND SYSTEM FOR COMPRESSING DATA FOR A TRANSLATION LOOK ASIDE BUFFER (TLB)
29
Patent #:
10862617
Issue Dt:
12/08/2020
Application #:
15608852
Filing Dt:
05/30/2017
Publication #:
US20180351692
Pub Dt:
12/06/2018
Title:
FLOWLET SCHEDULER FOR MULTICORE NETWORK PROCESSORS
30
Patent #:
11314516
Issue Dt:
04/26/2022
Application #:
15875611
Filing Dt:
01/19/2018
Publication #:
US20190227805
Pub Dt:
07/25/2019
Title:
ISSUING INSTRUCTIONS BASED ON RESOURCE CONFLICT CONSTRAINTS IN MICROPORCESSOR
31
Patent #:
10855621
Issue Dt:
12/01/2020
Application #:
15894732
Filing Dt:
02/12/2018
Publication #:
US20180359195
Pub Dt:
12/13/2018
Title:
TIMESTAMP-BASED PACKET SWITCHING USING A TRIE DATA STRUCTURE
32
Patent #:
10649025
Issue Dt:
05/12/2020
Application #:
15934804
Filing Dt:
03/23/2018
Publication #:
US20190293709
Pub Dt:
09/26/2019
Title:
EXTERNAL DQS BI-DIRECTIONAL LOOPBACK WITH USE OF FEED FORWARD EQUALIZATION PATH
33
Patent #:
10418125
Issue Dt:
09/17/2019
Application #:
16039922
Filing Dt:
07/19/2018
Title:
WRITE AND READ COMMON LEVELING FOR 4-BIT WIDE DRAMS
34
Patent #:
10497413
Issue Dt:
12/03/2019
Application #:
16040249
Filing Dt:
07/19/2018
Title:
WRITE AND READ COMMON LEVELING FOR 4-BIT WIDE DRAMS
35
Patent #:
10700998
Issue Dt:
06/30/2020
Application #:
16054627
Filing Dt:
08/03/2018
Publication #:
US20200044985
Pub Dt:
02/06/2020
Title:
VOQ-BASED NETWORK SWITCH ARCHITECTURE USING MULTI-STAGE ARBITRATION FABRIC SCHEDULER
36
Patent #:
10684825
Issue Dt:
06/16/2020
Application #:
16115117
Filing Dt:
08/28/2018
Publication #:
US20200073637
Pub Dt:
03/05/2020
Title:
COMPRESSING LIKE MAGNITUDE PARTIAL PRODUCTS IN MULTIPLY ACCUMULATION
37
Patent #:
10558573
Issue Dt:
02/11/2020
Application #:
16128369
Filing Dt:
09/11/2018
Title:
METHODS AND SYSTEMS FOR DISTRIBUTING MEMORY REQUESTS
Assignor
1
CAVIUM, INC.
Exec Dt:
09/21/2018
Assignee
1
CAVIUM, LLC
2315 N. FIRST STREET
SAN JOSE, CALIFORNIA 95131
Correspondence name and address
MURABITO HAO & BARNES LLP
TWO NORTH MARKET STREET
THIRD FLOOR
SAN JOSE, CA 95113

Search Results as of: 05/24/2024 12:05 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT