Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 042483/0715 | |
| Pages: | 7 |
| | Recorded: | 05/23/2017 | | |
| Attorney Dkt #: | 588615 & 578057 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2019
|
Application #:
|
15456930
|
Filing Dt:
|
03/13/2017
|
|
Publication #:
|
|
Pub Dt:
|
09/14/2017
| | | | |
|
Title:
|
LDMOS TRANSISTORS INCLUDING RESURF LAYERS AND STEPPED-GATES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Assignee
|
|
|
|
|
| 160 RIO ROBLES |
| SAN JOSE, CALIFORNIA 95134 |
|
|
Correspondence name and address
|
| |
LATHROP & GAGE LLP - MAXIM INTEGRATED
|
| |
4845 PEARL EAST CIRCLE
|
| |
SUITE 201
|
| |
BOULDER, CO 80301
|
Search Results as of:
05/31/2024 02:31 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
