Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 009306/0730 | |
| Pages: | 3 |
| | Recorded: | 07/10/1998 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/1997
|
Application #:
|
08478025
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
PROCESSOR STRUCTURE AND METHOD FOR AGGRESSIVELY SCHEDULING LONG LATENCY INSTRUCTIONS INCLUDING LOAD/STORE INSTRUCTIONS WHILE MAINTAINING PRECISE STATE
|
|
|
Assignee
|
|
|
|
|
| 1-1 KAMIKO CHOME, |
| KAWASAKI-SHI, KANAGAWA-KEN, 211-80, JAPAN |
|
|
Correspondence name and address
|
| |
FLEHR HOHBACH TEST ALBRITTON & HERBERT
|
| |
JAMES A. SHERIDAN
|
| |
4 EMBARCADERO CENTER, SUITE 3400
|
| |
SAN FRANCISCO, CA 94111-4187
|
Search Results as of:
06/18/2024 05:49 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
