Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 012663/0740 | |
| Pages: | 2 |
| | Recorded: | 02/28/2002 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10086129
|
Filing Dt:
|
02/28/2002
|
|
Title:
|
METHOD AND SYSTEM FOR FLEXIBLY NESTING JTAG TAP CONTROLLERS FOR FPGA-BASED SYSTEM-ON-CHIP (SOC)
|
|
|
Assignee
|
|
|
|
|
| 2100 LOGIC DRIVE |
| SAN JOSE, CALIFORNIA 95124 |
|
|
Correspondence name and address
|
| |
XILINX, INC.
|
| |
H. C. CHAN
|
| |
2100 LOGIC DR.
|
| |
SAN JOSE, CA 95124
|
Search Results as of:
05/23/2024 02:41 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
