USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	004819/0744			Pages:	2
		Recorded:	08/24/1987
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST.

Total properties: 14

Patent #:	3980897	Issue Dt:		Application #:	05486450	Filing Dt:
Title:

Patent #:	3979681	Issue Dt:		Application #:	05527831	Filing Dt:
Title:

Patent #:	4124807	Issue Dt:	11/07/1978	Application #:	05723100	Filing Dt:	09/14/1976
Title:	BISTABLE SEMICONDUCTOR FLIP-FLOP HAVING A HIGH RESISTANCE FEEDBACK

Patent #:	4104860	Issue Dt:	08/08/1978	Application #:	05754428	Filing Dt:	12/27/1976
Title:	HIGH SPEED DYNAMIC FLIP-FLOP SYSTEM

Patent #:	4083020	Issue Dt:	04/04/1978	Application #:	05778796	Filing Dt:	03/17/1977
Title:	VOLTAGE CONTROLLED OSCILLATOR

Patent #:	4213141	Issue Dt:		Application #:	05905213	Filing Dt:
Title:

Patent #:	4208639	Issue Dt:		Application #:	05916224	Filing Dt:
Title:

Patent #:	4280212	Issue Dt:	07/21/1981	Application #:	06066636	Filing Dt:	08/15/1979
Title:	MULTIPLEXING SYSTEM FOR A SOLID STATE TIMING DEVICE

Patent #:	4380115	Issue Dt:	04/19/1983	Application #:	06293200	Filing Dt:	08/17/1981
Title:	METHOD OFMAKING A SEMICONDUCTOR DEVICE WITH A SEAL

Patent #:	4574467	Issue Dt:	03/11/1986	Application #:	06528095	Filing Dt:	08/31/1983
Title:	N- WELL CMOS PROCESS ON A P SUBSTRATE WITH DOUBLE FIELD GUARD RINGS AND A PMOS BURIED CHANNEL

Patent #:	4518879	Issue Dt:	05/21/1985	Application #:	06528096	Filing Dt:	08/31/1983
Title:	STABLE RAIL SENSE AMPLIFIER IN CMOS MEMORIES

Patent #:	4598460	Issue Dt:	07/08/1986	Application #:	06680197	Filing Dt:	12/10/1984
Title:	METHOD OF MAKING A CMOS EPROM WITH INDEPENDENTLY SELECTABLE THRESHOLDS

Patent #:	4646425	Issue Dt:	03/03/1987	Application #:	06680198	Filing Dt:	12/10/1984
Title:	METHOD FOR MAKING A SELF-ALIGNED CMOS EPROM WHEREIN THE EPROM FLOATING GATE AND CMOS GATES ARE MADE FROM ONE POLYSILICON LAYER

Patent #:	4590665	Issue Dt:	05/27/1986	Application #:	06680199	Filing Dt:	12/10/1984
Title:	METHOD FOR DOUBLE DOPING SOURCES AND DRAINS IN AN EPROM

Assignor

Exec Dt:

08/06/1987

Assignee

Correspondence name and address
	SPRAGUE ELECTRIC COMPANY
	RESEARCH CENTER
	96 MARSHALL STREET
	NORTH ADAMS, MA 01247

Search Results as of: 05/29/2024 07:51 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6