skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036888/0745   Pages: 13
Recorded: 10/19/2015
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 219
Page 1 of 3
Pages: 1 2 3
1
Patent #:
Issue Dt:
05/23/2006
Application #:
10715142
Filing Dt:
11/17/2003
Publication #:
Pub Dt:
05/19/2005
Title:
CHARGE-TRAPPING MEMORY DEVICE INCLUDING HIGH PERMITTIVITY STRIPS
2
Patent #:
Issue Dt:
07/04/2006
Application #:
10716381
Filing Dt:
11/17/2003
Publication #:
Pub Dt:
08/05/2004
Title:
DUAL-PURPOSE SHIFT REGISTER
3
Patent #:
Issue Dt:
12/05/2006
Application #:
10730443
Filing Dt:
12/08/2003
Publication #:
Pub Dt:
06/09/2005
Title:
CHIP TO CHIP INTERFACE FOR ENCODING DATA AND CLOCK SIGNALS
4
Patent #:
Issue Dt:
09/26/2006
Application #:
10730445
Filing Dt:
12/08/2003
Publication #:
Pub Dt:
06/09/2005
Title:
CHIP TO CHIP INTERFACE
5
Patent #:
Issue Dt:
02/28/2006
Application #:
10734593
Filing Dt:
12/15/2003
Publication #:
Pub Dt:
06/16/2005
Title:
METHOD FOR REMOVING A RESIST MASK WITH HIGH SELECTIVITY TO A CARBON HARD MASK USED FOR SEMICONDUCTOR STRUCTURING
6
Patent #:
Issue Dt:
03/21/2006
Application #:
10740026
Filing Dt:
12/18/2003
Publication #:
Pub Dt:
06/23/2005
Title:
METHODS FOR FORMING VERTICAL GATE TRANSISTORS PROVIDING IMPROVED ISOLATION AND ALIGNMENT OF VERTICAL GATE CONTACTS
7
Patent #:
Issue Dt:
02/21/2006
Application #:
10749460
Filing Dt:
12/30/2003
Publication #:
Pub Dt:
07/07/2005
Title:
METHOD OF AND SYSTEM FOR ANALYZING CELLS OF A MEMORY DEVICE
8
Patent #:
Issue Dt:
11/27/2007
Application #:
10777608
Filing Dt:
02/11/2004
Publication #:
Pub Dt:
10/13/2005
Title:
POST METAL CHEMICAL MECHANICAL POLISHING DRY CLEANING
9
Patent #:
Issue Dt:
09/09/2008
Application #:
10790907
Filing Dt:
03/02/2004
Publication #:
Pub Dt:
09/08/2005
Title:
INTEGRATED CIRCUIT WITH RE-ROUTE LAYER AND STACKED DIE ASSEMBLY
10
Patent #:
Issue Dt:
05/09/2006
Application #:
10795611
Filing Dt:
03/08/2004
Publication #:
Pub Dt:
09/08/2005
Title:
METHOD FOR PRODUCING SEMICONDUCTOR MEMORY DEVICES AND INTEGRATED MEMORY DEVICE
11
Patent #:
Issue Dt:
11/28/2006
Application #:
10804840
Filing Dt:
03/19/2004
Publication #:
Pub Dt:
09/22/2005
Title:
CLOCK STOP DETECTOR
12
Patent #:
Issue Dt:
01/30/2007
Application #:
10808190
Filing Dt:
03/24/2004
Publication #:
Pub Dt:
09/29/2005
Title:
TEMPERATURE SENSOR SCHEME
13
Patent #:
Issue Dt:
09/26/2006
Application #:
10809826
Filing Dt:
03/26/2004
Publication #:
Pub Dt:
09/29/2005
Title:
CLOCK DISTORTION DETECTOR USING A SYNCHRONOUS MIRROR DELAY CIRCUIT
14
Patent #:
Issue Dt:
08/19/2008
Application #:
10812991
Filing Dt:
03/31/2004
Publication #:
Pub Dt:
10/06/2005
Title:
SWITCHING DEVICE FOR CONFIGURABLE INTERCONNECT AND METHOD FOR PREPARING THE SAME
15
Patent #:
Issue Dt:
12/06/2005
Application #:
10815223
Filing Dt:
03/31/2004
Publication #:
Pub Dt:
10/13/2005
Title:
CHARGE-TRAPPING MEMORY CELL ARRAY AND METHOD FOR PRODUCTION
16
Patent #:
Issue Dt:
10/11/2005
Application #:
10815224
Filing Dt:
03/31/2004
Publication #:
Pub Dt:
10/06/2005
Title:
CIRCUIT BOARD FOR CONNECTING AN INTEGRATED CIRCUIT TO A SUPPORT AND IC BGA PACKAGE USING SAME
17
Patent #:
Issue Dt:
10/17/2006
Application #:
10820292
Filing Dt:
04/08/2004
Publication #:
Pub Dt:
10/13/2005
Title:
MULTICHIP PACKAGE WITH CLOCK FREQUENCY ADJUSTMENT
18
Patent #:
Issue Dt:
06/13/2006
Application #:
10826840
Filing Dt:
04/16/2004
Publication #:
Pub Dt:
10/20/2005
Title:
THRESHOLD VOLTAGE DETECTOR FOR PROCESS EFFECT COMPENSATION
19
Patent #:
Issue Dt:
05/09/2006
Application #:
10832117
Filing Dt:
04/26/2004
Publication #:
Pub Dt:
10/27/2005
Title:
MEMORY WITH ADJUSTABLE ACCESS TIME
20
Patent #:
Issue Dt:
08/08/2006
Application #:
10833927
Filing Dt:
04/28/2004
Publication #:
Pub Dt:
11/03/2005
Title:
CIRCUIT MODULE
21
Patent #:
Issue Dt:
03/06/2007
Application #:
10833948
Filing Dt:
04/28/2004
Publication #:
Pub Dt:
11/03/2005
Title:
CIRCUIT BOARD
22
Patent #:
Issue Dt:
12/06/2005
Application #:
10834276
Filing Dt:
04/29/2004
Publication #:
Pub Dt:
11/03/2005
Title:
SWITCHING DEVICE FOR RECONFIGURABLE INTERCONNECT AND METHOD FOR MAKING THE SAME
23
Patent #:
Issue Dt:
08/08/2006
Application #:
10835390
Filing Dt:
04/30/2004
Publication #:
Pub Dt:
11/03/2005
Title:
FLASH MEMORY CELL, FLASH MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
24
Patent #:
Issue Dt:
04/04/2006
Application #:
10835393
Filing Dt:
04/30/2004
Publication #:
Pub Dt:
11/03/2005
Title:
METHOD OF OPTIMIZING THE TIMING BETWEEN SIGNALS
25
Patent #:
Issue Dt:
11/20/2007
Application #:
10836753
Filing Dt:
04/30/2004
Publication #:
Pub Dt:
11/03/2005
Title:
PROCESS MONITORING BY COMPARING DELAYS PROPORTIONAL TO TEST VOLTAGES AND REFERENCE VOLTAGES
26
Patent #:
Issue Dt:
02/28/2006
Application #:
10836754
Filing Dt:
04/30/2004
Publication #:
Pub Dt:
11/03/2005
Title:
DUTY CYCLE CORRECTION
27
Patent #:
Issue Dt:
07/17/2007
Application #:
10838535
Filing Dt:
05/04/2004
Publication #:
Pub Dt:
11/10/2005
Title:
METHOD FOR LOCALIZATION AND GENERATION OF SHORT CRITICAL SEQUENCE
28
Patent #:
Issue Dt:
06/13/2006
Application #:
10841162
Filing Dt:
05/07/2004
Publication #:
Pub Dt:
01/06/2005
Title:
MULTIPLE CHIP SEMICONDUCTOR ARRANGEMENT HAVING ELECTRICAL COMPONENTS IN SEPARATING REGIONS
29
Patent #:
Issue Dt:
10/31/2006
Application #:
10854463
Filing Dt:
05/26/2004
Publication #:
Pub Dt:
12/01/2005
Title:
CHIP TO CHIP INTERFACE
30
Patent #:
Issue Dt:
09/02/2008
Application #:
10855946
Filing Dt:
05/28/2004
Publication #:
Pub Dt:
12/01/2005
Title:
METHOD FOR INITIALIZING THE COMPUTATION OF A QUASI-PERIODIC STEADY STATE OF A MULTI-TONE SYSTEM
31
Patent #:
Issue Dt:
05/30/2006
Application #:
10863516
Filing Dt:
06/09/2004
Publication #:
Pub Dt:
12/15/2005
Title:
COMPARATOR AND METHOD FOR AMPLIFYING AN INPUT SIGNAL
32
Patent #:
Issue Dt:
11/20/2007
Application #:
10867896
Filing Dt:
06/15/2004
Publication #:
Pub Dt:
12/15/2005
Title:
COMPARATOR USING DIFFERENTIAL AMPLIFIER WITH REDUCED CURRENT CONSUMPTION
33
Patent #:
Issue Dt:
03/20/2007
Application #:
10870100
Filing Dt:
06/17/2004
Publication #:
Pub Dt:
12/22/2005
Title:
INPUT RETURN PATH BASED ON VDDQ/VSSQ
34
Patent #:
Issue Dt:
12/20/2005
Application #:
10870780
Filing Dt:
06/17/2004
Publication #:
Pub Dt:
12/22/2005
Title:
MTJ STACK WITH CRYSTALLIZATION INHIBITING LAYER
35
Patent #:
Issue Dt:
06/13/2006
Application #:
10873010
Filing Dt:
06/22/2004
Publication #:
Pub Dt:
12/22/2005
Title:
STANDBY CURRENT REDUCTION OVER A PROCESS WINDOW WITH A TRIMMABLE WELL BIAS
36
Patent #:
Issue Dt:
07/04/2006
Application #:
10877299
Filing Dt:
06/25/2004
Publication #:
Pub Dt:
12/29/2005
Title:
WAFER PROBECARD INTERFACE
37
Patent #:
Issue Dt:
02/12/2008
Application #:
10877649
Filing Dt:
06/25/2004
Publication #:
Pub Dt:
12/29/2005
Title:
TEST CIRCUITRY WAFER
38
Patent #:
Issue Dt:
04/03/2007
Application #:
10881338
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
01/05/2006
Title:
PROCESS FOR FABRICATION OF A FERROCAPACITOR
39
Patent #:
Issue Dt:
03/06/2007
Application #:
10881598
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
01/05/2006
Title:
DIGITAL DUTY CYCLE CORRECTOR
40
Patent #:
Issue Dt:
10/30/2007
Application #:
10882592
Filing Dt:
07/01/2004
Publication #:
Pub Dt:
01/05/2006
Title:
CIRCUIT AND METHOD FOR ADJUSTING THRESHOLD DRIFT OVER TEMPERATURE IN A CMOS RECEIVER
41
Patent #:
Issue Dt:
08/21/2007
Application #:
10891051
Filing Dt:
07/15/2004
Publication #:
Pub Dt:
01/19/2006
Title:
METHOD FOR FORMING A CAPACITOR FOR AN INTEGRATED CIRCUIT AND INTEGRATED CIRCUIT
42
Patent #:
Issue Dt:
05/29/2007
Application #:
10899253
Filing Dt:
07/26/2004
Publication #:
Pub Dt:
01/26/2006
Title:
ALIGNMENT OF MTJ STACK TO CONDUCTIVE LINES IN THE ABSENCE OF TOPOGRAPHY
43
Patent #:
Issue Dt:
10/28/2008
Application #:
10909599
Filing Dt:
08/02/2004
Publication #:
Pub Dt:
02/02/2006
Title:
DEEP ALIGNMENT MARKS ON EDGE CHIPS FOR SUBSEQUENT ALIGNMENT OF OPAQUE LAYERS
44
Patent #:
Issue Dt:
10/10/2006
Application #:
10930132
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
03/02/2006
Title:
METHOD FOR TESTING THE SERVICEABILITY OF BIT LINES IN A DRAM MEMORY DEVICE
45
Patent #:
Issue Dt:
07/31/2007
Application #:
10937155
Filing Dt:
09/07/2004
Publication #:
Pub Dt:
03/09/2006
Title:
CURRENT SENSE AMPLIFIER
46
Patent #:
Issue Dt:
01/15/2008
Application #:
10940490
Filing Dt:
09/14/2004
Publication #:
Pub Dt:
03/16/2006
Title:
METHOD AND APPARATUS FOR CHARACTERIZING A RECESS LOCATED ON A SURFACE OF A SUBSTRATE
47
Patent #:
Issue Dt:
06/26/2007
Application #:
10957492
Filing Dt:
10/01/2004
Publication #:
Pub Dt:
11/24/2005
Title:
ARRANGEMENT AND PROCESS FOR PROTECTING FUSES/ANTI-FUSES
48
Patent #:
Issue Dt:
07/22/2008
Application #:
10967465
Filing Dt:
10/18/2004
Publication #:
Pub Dt:
04/20/2006
Title:
PROCESS FOR FABRICATING A SEMICONDUCTOR DEVICE HAVING DEEP TRENCH STRUCTURES
49
Patent #:
Issue Dt:
05/08/2007
Application #:
10967899
Filing Dt:
10/18/2004
Publication #:
Pub Dt:
05/26/2005
Title:
MEMORY DEVICE AND METHOD USING A SENSE AMPLIFIER AS A CACHE
50
Patent #:
Issue Dt:
12/04/2007
Application #:
10984797
Filing Dt:
11/10/2004
Publication #:
Pub Dt:
06/09/2005
Title:
METHOD FOR DYNAMICALLY MONITORING A RETICLE
51
Patent #:
Issue Dt:
02/20/2007
Application #:
10995111
Filing Dt:
11/24/2004
Publication #:
Pub Dt:
07/28/2005
Title:
TEST DEVICE FOR WAFER TESTING DIGITAL SEMICONDUCTOR CIRCUITS
52
Patent #:
Issue Dt:
08/21/2007
Application #:
10995677
Filing Dt:
11/23/2004
Publication #:
Pub Dt:
06/09/2005
Title:
METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE
53
Patent #:
Issue Dt:
09/05/2006
Application #:
11004880
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
06/16/2005
Title:
METHOD FOR IMPROVING THE READ SIGNAL IN A MEMORY HAVING PASSIVE MEMORY ELEMENTS
54
Patent #:
Issue Dt:
05/09/2006
Application #:
11008159
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
06/23/2005
Title:
INTEGRATED CIRCUIT FOR STORING OPERATING PARAMETERS
55
Patent #:
Issue Dt:
02/28/2006
Application #:
11008643
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
06/30/2005
Title:
METHOD AND APPARATUS FOR THE CHARACTERIZATION OF A DEPTH STRUCTURE IN A SUBSTRATE
56
Patent #:
Issue Dt:
07/01/2008
Application #:
11008648
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
06/16/2005
Title:
SOCKET AND/OR ADAPTER DEVICE, AND AN APPARATUS AND PROCESS FOR LOADING A SOCKET AND/OR ADAPTER DEVICE WITH A CORRESPONDING SEMI-CONDUCTOR COMPONENT
57
Patent #:
Issue Dt:
04/03/2007
Application #:
11009969
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
10/13/2005
Title:
ARRANGEMENT FOR DETERMINING A TEMPERATURE LOADING OF AN INTEGRATED CIRCUIT AND METHOD
58
Patent #:
Issue Dt:
11/18/2008
Application #:
11012715
Filing Dt:
12/16/2004
Publication #:
Pub Dt:
08/04/2005
Title:
LOADING A SOCKET AND/OR ADAPTER DEVICE WITH A SEMICONDUCTOR COMPONENT
59
Patent #:
Issue Dt:
03/20/2007
Application #:
11013873
Filing Dt:
12/16/2004
Publication #:
Pub Dt:
07/21/2005
Title:
TEST SYSTEM AND TEST STRUCTURE FOR TESTING AN INTEGRATED CIRCUIT AND AN INTEGRATED CIRCUIT HAVING A TEST STRUCTURE
60
Patent #:
Issue Dt:
11/08/2005
Application #:
11017857
Filing Dt:
12/22/2004
Publication #:
Pub Dt:
07/28/2005
Title:
METHOD FOR TESTING AN INTEGRATED SEMICONDUCTOR MEMORY, AND INTEGRATED SEMICONDUCTOR MEMORY
61
Patent #:
Issue Dt:
04/08/2008
Application #:
11032535
Filing Dt:
01/10/2005
Publication #:
Pub Dt:
08/18/2005
Title:
SEMICONDUCTOR MEMORY CIRCUIT AND METHOD FOR OPERATING THE SAME IN A STANDBY MODE
62
Patent #:
Issue Dt:
12/09/2008
Application #:
11032536
Filing Dt:
01/10/2005
Publication #:
Pub Dt:
08/18/2005
Title:
INTEGRATED CIRCUIT AND METHOD FOR GENERATING A READY SIGNAL
63
Patent #:
Issue Dt:
02/12/2008
Application #:
11033988
Filing Dt:
01/13/2005
Publication #:
Pub Dt:
07/21/2005
Title:
RECEIVER CIRCUIT ARRANGEMENT HAVING AN INVERTER CIRCUIT
64
Patent #:
Issue Dt:
08/07/2007
Application #:
11034236
Filing Dt:
01/12/2005
Publication #:
Pub Dt:
09/01/2005
Title:
METHOD AND APPARATUS FOR TESTING CIRCUIT UNITS TO BE TESTED WITH DIFFERENT TEST MODE DATA SETS
65
Patent #:
Issue Dt:
06/26/2007
Application #:
11035705
Filing Dt:
01/14/2005
Publication #:
Pub Dt:
08/11/2005
Title:
FABRICATION METHOD FOR A SEMICONDUCTOR STRUCTURE AND CORRESPONDING SEMICONDUCTOR STRUCTURE
66
Patent #:
Issue Dt:
12/04/2007
Application #:
11041878
Filing Dt:
01/25/2005
Publication #:
Pub Dt:
08/18/2005
Title:
DEVICE TO BE USED IN THE SYNCHRONIZATION OF CLOCK PULSES, AS WELL AS A CLOCK PULSE SYNCHRONIZATION PROCESS
67
Patent #:
Issue Dt:
04/17/2007
Application #:
11043949
Filing Dt:
01/28/2005
Publication #:
Pub Dt:
08/04/2005
Title:
VOLTAGE BOOSTER DEVICE FOR SEMI-CONDUCTOR COMPONENTS
68
Patent #:
Issue Dt:
07/29/2008
Application #:
11044728
Filing Dt:
01/28/2005
Publication #:
Pub Dt:
08/04/2005
Title:
POLYMERS BASED ON CINNAMIC ACID AS A BOTTOM ANTIREFLECTIVE COATING FOR 157 NM PHOTOLITHOGRAPHY
69
Patent #:
Issue Dt:
07/03/2007
Application #:
11044762
Filing Dt:
01/27/2005
Publication #:
Pub Dt:
08/18/2005
Title:
MEMORY CELL, METHOD FOR THE PRODUCTION THEREOF AND USE OF A COMPOSITION THEREFOR
70
Patent #:
Issue Dt:
12/25/2007
Application #:
11044995
Filing Dt:
01/28/2005
Publication #:
Pub Dt:
08/04/2005
Title:
VOLTAGE REGULATION SYSTEM
71
Patent #:
Issue Dt:
02/06/2007
Application #:
11046663
Filing Dt:
01/28/2005
Publication #:
Pub Dt:
08/25/2005
Title:
METHOD FOR FABRICATING METALLIC INTERCONNECTS ON ELECTRONIC COMPONENTS
72
Patent #:
Issue Dt:
04/10/2007
Application #:
11046905
Filing Dt:
02/01/2005
Publication #:
Pub Dt:
08/04/2005
Title:
CAPACITOR WITH A DIELECTRIC INCLUDING A SELF-ORGANIZED MONOLAYER OF AN ORGANIC COMPOUND
73
Patent #:
Issue Dt:
12/25/2007
Application #:
11050428
Filing Dt:
02/04/2005
Publication #:
Pub Dt:
08/11/2005
Title:
INTEGRATED SEMICONDUCTOR MEMORY WITH TEMPERATURE-DEPENDENT VOLTAGE GENERATION
74
Patent #:
Issue Dt:
06/26/2007
Application #:
11053659
Filing Dt:
02/09/2005
Publication #:
Pub Dt:
08/11/2005
Title:
INTEGRATED SEMICONDUCTOR MEMORY WITH REDUNDANT MEMORY CELLS REPLACEABLE FOR EITHER TRUE OR COMPLEMENTARY DEFECTIVE MEMORY CELLS
75
Patent #:
Issue Dt:
01/02/2007
Application #:
11053668
Filing Dt:
02/09/2005
Publication #:
Pub Dt:
08/11/2005
Title:
METHOD FOR EXPANDING A TRENCH IN A SEMICONDUCTOR STRUCTURE
76
Patent #:
Issue Dt:
10/17/2006
Application #:
11055431
Filing Dt:
02/10/2005
Publication #:
Pub Dt:
09/01/2005
Title:
METHOD FOR FABRICATING A MEMORY CELL
77
Patent #:
Issue Dt:
06/05/2007
Application #:
11055584
Filing Dt:
02/10/2005
Publication #:
Pub Dt:
09/01/2005
Title:
CHARGE TRAPPING MEMORY CELL AND FABRICATION METHOD
78
Patent #:
Issue Dt:
07/29/2008
Application #:
11058412
Filing Dt:
02/16/2005
Publication #:
Pub Dt:
08/18/2005
Title:
MEMORY DEVICE ELECTRODE WITH A SURFACE STRUCTURE
79
Patent #:
Issue Dt:
08/12/2008
Application #:
11059637
Filing Dt:
02/16/2005
Publication #:
Pub Dt:
09/29/2005
Title:
PROCESS FOR PRODUCING A MASK
80
Patent #:
Issue Dt:
12/26/2006
Application #:
11060571
Filing Dt:
02/17/2005
Publication #:
Pub Dt:
09/15/2005
Title:
METHOD AND APPARATUS FOR DETERMINATION OF THE DEPTH OF DEPRESSIONS WHICH ARE FORMED IN A MOUNT SUBSTRATE
81
Patent #:
Issue Dt:
01/27/2009
Application #:
11061087
Filing Dt:
02/18/2005
Publication #:
Pub Dt:
09/08/2005
Title:
INTEGRATED SEMICONDUCTOR MEMORY AND METHOD FOR ELECTRICALLY STRESSING AN INTEGRATED SEMICONDUCTOR MEMORY
82
Patent #:
Issue Dt:
05/22/2007
Application #:
11061731
Filing Dt:
02/22/2005
Publication #:
Pub Dt:
09/01/2005
Title:
FABRICATION METHOD FOR SEMICONDUCTOR STRUCTURE IN A SUBSTRATE, THE SEMICONDUCTOR STRUCTURE HAVING AT LEAST TWO REGIONS THAT ARE TO BE PATTERNED DIFFERENTLY
83
Patent #:
Issue Dt:
06/24/2008
Application #:
11062766
Filing Dt:
02/22/2005
Publication #:
Pub Dt:
08/25/2005
Title:
METHOD FOR THROUGH-PLATING FIELD EFFECT TRANSISTORS WITH A SELF-ASSEMBLED MONOLAYER OF AN ORGANIC COMPOUND AS GATE DIELECTRIC
84
Patent #:
Issue Dt:
01/29/2008
Application #:
11065896
Filing Dt:
02/25/2005
Publication #:
Pub Dt:
09/15/2005
Title:
CONTACT PLATE FOR USE IN STANDARDIZING TESTER CHANNELS OF A TESTER SYSTEM AND A STANDARDIZATION SYSTEM HAVING SUCH A CONTACT PLATE
85
Patent #:
Issue Dt:
05/01/2007
Application #:
11066330
Filing Dt:
02/25/2005
Publication #:
Pub Dt:
09/01/2005
Title:
METHOD FOR FABRICATING A FIELD EFFECT TRANSISTOR
86
Patent #:
Issue Dt:
12/04/2007
Application #:
11066732
Filing Dt:
02/25/2005
Publication #:
Pub Dt:
09/08/2005
Title:
SEMICONDUCTOR COMPONENT HAVING AT LEAST ONE ORGANIC SEMICONDUCTOR LAYER AND METHOD FOR FABRICATING THE SAME
87
Patent #:
Issue Dt:
10/24/2006
Application #:
11068491
Filing Dt:
03/01/2005
Publication #:
Pub Dt:
09/22/2005
Title:
INTEGRATED SEMICONDUCTOR MEMORY WITH SENSE AMPLIFIER
88
Patent #:
Issue Dt:
09/05/2006
Application #:
11069789
Filing Dt:
03/01/2005
Publication #:
Pub Dt:
09/29/2005
Title:
CIRCUIT ARRANGEMENT FOR LATENCY REGULATION
89
Patent #:
Issue Dt:
08/05/2008
Application #:
11070290
Filing Dt:
03/03/2005
Publication #:
Pub Dt:
09/08/2005
Title:
METHOD AND APPARATUS FOR DETERMINING LOCAL VARIATION OF THE REFLECTION OR TRANSMISSION BEHAVIOR OVER A MASK SURFACE
90
Patent #:
Issue Dt:
09/12/2006
Application #:
11071532
Filing Dt:
03/04/2005
Publication #:
Pub Dt:
09/15/2005
Title:
METHOD FOR FABRICATING A SEMICONDUCTOR STRUCTURE
91
Patent #:
Issue Dt:
09/05/2006
Application #:
11071590
Filing Dt:
03/04/2005
Publication #:
Pub Dt:
09/08/2005
Title:
INTEGRATED SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR OPERATING AN INTEGRATED SEMICONDUCTOR MEMORY DEVICE
92
Patent #:
Issue Dt:
12/05/2006
Application #:
11072694
Filing Dt:
03/04/2005
Publication #:
Pub Dt:
09/08/2005
Title:
METHOD FOR OPERATING AN ELECTRICAL WRITABLE AND ERASABLE MEMORY CELL AND A MEMORY DEVICE FOR ELECTRICAL MEMORIES
93
Patent #:
Issue Dt:
10/24/2006
Application #:
11077374
Filing Dt:
03/11/2005
Publication #:
Pub Dt:
10/06/2005
Title:
INTEGRATABLE, CONTROLLABLE DELAY DEVICE, USE OF A DELAY DEVICE, AS WELL AS AN INTEGRATABLE MULTIPLEXER FOR USE IN A DELAY DEVICE
94
Patent #:
Issue Dt:
09/26/2006
Application #:
11079131
Filing Dt:
03/14/2005
Publication #:
Pub Dt:
11/03/2005
Title:
METHOD FOR FABRICATING A STACKED CAPACITOR ARRAY HAVING A REGULAR ARRANGEMENT OF A PLURALITY OF STACKED CAPACITORS
95
Patent #:
Issue Dt:
07/22/2008
Application #:
11079884
Filing Dt:
03/15/2005
Publication #:
Pub Dt:
09/22/2005
Title:
FIELD EFFECT SEMICONDUCTOR SWITCH AND METHOD FOR FABRICATING IT
96
Patent #:
Issue Dt:
03/04/2008
Application #:
11081270
Filing Dt:
03/16/2005
Publication #:
Pub Dt:
09/22/2005
Title:
MONITORING DEVICE FOR MONITORING INTERNAL SIGNALS DURING INITIALIZATION OF AN ELECTRONIC CIRCUIT
97
Patent #:
Issue Dt:
04/22/2008
Application #:
11085595
Filing Dt:
03/22/2005
Publication #:
Pub Dt:
09/29/2005
Title:
COMPUTER-SUPPORTED, AUTOMATED METHOD FOR THE VERIFICATION OF ANALOG CIRCUITS
98
Patent #:
Issue Dt:
04/10/2007
Application #:
11086655
Filing Dt:
03/23/2005
Publication #:
Pub Dt:
10/13/2005
Title:
INTEGRATED CIRCUIT
99
Patent #:
Issue Dt:
02/26/2008
Application #:
11087976
Filing Dt:
03/22/2005
Publication #:
Pub Dt:
10/13/2005
Title:
INPUT CIRCUIT FOR AN ELECTRONIC CIRCUIT AND A METHOD FOR CONTROLLING THE READING-IN OF A DATA SIGNAL
100
Patent #:
Issue Dt:
05/08/2007
Application #:
11089034
Filing Dt:
03/25/2005
Publication #:
Pub Dt:
09/29/2005
Title:
PARALLEL-SERIAL CONVERTER
Assignor
1
Exec Dt:
07/08/2015
Assignee
1
29 EARLSFORT TERRACE, DUBLIN 2
DUBLIN, IRELAND
Correspondence name and address
POLARIS INNOVATIONS LIMITED
303 TERRY FOX DRIVE, SUITE 300
OTTAWA, K2K 3J1 CANADA

Search Results as of: 06/04/2024 11:23 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT