Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 021990/0751 | |
| Pages: | 5 |
| | Recorded: | 12/17/2008 | | |
| Attorney Dkt #: | JAN09 WK 1 CPA ISSUE FEES |
| Conveyance: | CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
7
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
10147830
|
Filing Dt:
|
05/17/2002
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
|
Title:
|
PASSIVE NETWORK MONITORING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
10730926
|
Filing Dt:
|
12/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
|
Title:
|
FLOW-BASED METHOD FOR TRACKING BACK SINGLE PACKETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
10820111
|
Filing Dt:
|
04/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/27/2005
| | | | |
|
Title:
|
CENTRALIZED INTERNET PROTOCOL/MULTI-PROTOCOL LABEL SWITCHING CONNECTIVITY VERIFICATION IN A COMMUNICATIONS NETWORK MANAGEMENT CONTEXT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
10834129
|
Filing Dt:
|
04/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/03/2005
| | | | |
|
Title:
|
SILENT DATAPATH FAILURE DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11243388
|
Filing Dt:
|
10/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
|
Title:
|
MANAGEMENT OF TIERED COMMUNICATION SERVICES IN A COMPOSITE COMMUNICATION SERVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11247146
|
Filing Dt:
|
10/12/2005
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
|
Title:
|
DEVICE FOR LOCALLY CONTROLLING ONE OR MORE PARAMETERS OF A CONNECTION TO BE SET UP, FOR AN ELEMENT OF AN ETHERNET COMMUNICATIONS NETWORK WITH A GMPLS CONTROL PLAN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11366661
|
Filing Dt:
|
03/03/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
|
Title:
|
IMPLEMENTING A MICROPROCESSOR BOOT CONFIGURATION PROM WITHIN AN FPGA
|
|
|
Assignee
|
|
|
|
|
| 54, RUE LA BOETIE |
| PARIS, FRANCE 75008 |
|
|
Correspondence name and address
|
| |
GREGORY J. MURGIA
|
| |
3400 W. PLANO PARKWAY
|
| |
MS LEGL2
|
| |
PLANO, TX 75075
|
Search Results as of:
05/29/2024 10:21 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
