Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 026131/0752 | |
| Pages: | 3 |
| | Recorded: | 04/13/2011 | | |
| Attorney Dkt #: | 2421-000216/US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13085776
|
Filing Dt:
|
04/13/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2011
| | | | |
|
Title:
|
STACKED SEMICONDUCTOR MEMORY DEVICE, MEMORY SYSTEM INCLUDING THE SAME, AND METHOD OF REPAIRING DEFECTS OF THROUGH SILICON VIAS
|
|
|
Assignee
|
|
|
|
|
| 416 MAETAN-DONG, YEONGTONG-GU |
| SUWON-SI, GYEONGGI-DO, KOREA, REPUBLIC OF |
|
|
Correspondence name and address
|
| |
GARY D. YACURA
|
| |
HARNESS, DICKEY & PIERCE, P.L.C.
|
| |
P.O. BOX 8910
|
| |
RESTON, VA 20195
|
Search Results as of:
05/29/2024 08:12 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
