Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 032788/0756 | |
| Pages: | 4 |
| | Recorded: | 04/30/2014 | | |
| Attorney Dkt #: | 8947-000830-US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
3
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
08963937
|
Filing Dt:
|
11/04/1997
|
|
Title:
|
PROCESSOR ARCHITECTURE WITH INDEPENDENTLY ADDRESSABLE MEMORY BANKS FOR STORING INSTRUCTIONS TO BE EXECUTED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09563369
|
Filing Dt:
|
05/03/2000
|
|
Title:
|
DATA PROCESSING DEVICE, METHOD OF EXECUTING A PROGRAM AND METHOD OF COMPILING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10000667
|
Filing Dt:
|
11/15/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/28/2002
| | | | |
|
Title:
|
PROCESSOR ARCHITECTURE WITH INDEPENDENTLY ADDRESSABLE MEMORY BANKS FOR STORING INSTRUCTIONS TO BE EXECUTED
|
|
|
Assignee
|
|
|
|
|
| 129, SAMSUNG-RO |
| YEONGTONG-GU, SUWON-SI, GYEONGGI-DO, KOREA, REPUBLIC OF 443-742 |
|
|
Correspondence name and address
|
| |
HARNESS, DICKEY & PIERCE, P.L.C.
|
| |
P.O. BOX 8910
|
| |
RESTON, VA 20195
|
Search Results as of:
06/18/2024 01:31 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
