Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 012516/0768 | |
| Pages: | 3 |
| | Recorded: | 01/17/2002 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
10052144
|
Filing Dt:
|
01/17/2002
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE FOR REDUCING NUMBER OF INPUT CYCLES FOR INPUTTING TEST PATTERN
|
|
Assignee
|
|
|
7-1, SHIBA 5-CHOME |
MINATO-KU, TOKYO, JAPAN |
|
Correspondence name and address
|
|
HAYES, SOLOWAY
|
|
NORMAN P. SOLOWAY
|
|
175 CANAL STREET
|
|
MANCHESTER, NH 03101
|
Search Results as of:
05/23/2024 10:26 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|