USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	005697/0780			Pages:	7
		Recorded:	05/13/1991
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST.

Total properties: 11

Patent #:	4716575	Issue Dt:	12/29/1987	Application #:	06918629	Filing Dt:	10/14/1986
Title:	ADAPTIVELY SYNCHRONIZED RING NETWORK FOR DATA COMMUNICATION

Patent #:	5023907	Issue Dt:	06/11/1991	Application #:	07252556	Filing Dt:	09/30/1988
Title:	NETWORK LICENSE SERVER

Patent #:	5051885	Issue Dt:	09/24/1991	Application #:	07255105	Filing Dt:	10/07/1988
Title:	DATA PROCESSING SYSTEM FOR CONCURRENT DISPATCH OF INSTRUCTIONS TO MULTIPLE FUNCTIONAL UNITS

Patent #:	5045992	Issue Dt:	09/03/1991	Application #:	07259792	Filing Dt:	10/19/1988
Title:	APPARATUS FOR EXECUTING INSTRUCTION REGARDLESS OF DATA TYPES AND THEREAFTER SELECTIVELY BRANCHING TO OTHER INSTRUCTION UPON DETERMINING OF INCOMPATIBLE DATD TYPE

Patent #:	5175829	Issue Dt:	12/29/1992	Application #:	07262495	Filing Dt:	10/25/1988
Title:	METHOD AND APPARATUS FOR BUS LOCK DURING ATOMIC COMPUTER OPERATIONS

Patent #:	4979099	Issue Dt:	12/18/1990	Application #:	07262574	Filing Dt:	10/25/1988
Title:	QUASI-FAIR ARBITRATION SCHEME WITH DEFAULT OWNER SPEEDUP

Patent #:	5008636	Issue Dt:	04/16/1991	Application #:	07263714	Filing Dt:	10/28/1988
Title:	APPARATUS FOR LOW SKEW SYSTEM CLOCK DISTRIBUTION AND GENERATION OF 2X FREQUENCY CLOCKS

Patent #:	4994962	Issue Dt:	02/19/1991	Application #:	07264260	Filing Dt:	10/28/1988
Title:	VARIABLE LENGTH CACHE FILL

Patent #:	5022004	Issue Dt:	06/04/1991	Application #:	07264270	Filing Dt:	10/28/1988
Title:	METHOD AND APPARATUS FOR DRAM MEMORY PERFORMANCE ENHANCEMENT

Patent #:	5163142	Issue Dt:	11/10/1992	Application #:	07544049	Filing Dt:	06/22/1990
Title:	MEMORY SYSTEM WITH CACHE WRITE TECHNIQUE HAVING DEFERRED TAG MODIFICATION USING A QUEUE

Patent #:	5167022	Issue Dt:	11/24/1992	Application #:	07552341	Filing Dt:	07/16/1990
Title:	MULTIPROCESSOR BUS LOCKING SYSTEM WITH A WINNING PROCESSOR BROADCASTING AN OWNERSHIP SIGNAL CAUSING ALL PROCESSORS TO HALT THEIR REQUESTS

Assignor

Exec Dt:

04/22/1991

Assignee

3000 HANOVER STREET

PALO ALTO, CALIFORNIA 94304

Correspondence name and address
	WEINGARTEN, SCHURGIN, GAGNEBIN & HAYES
	TEN POST OFFICE SQUARE
	BOSTON, MA 02109
	ATTN: CHARLES L. GAGNEBIN, III

Search Results as of: 06/01/2024 12:48 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6