skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:063069/0796   Pages: 7
Recorded: 03/13/2023
Attorney Dkt #:095714-1554
Conveyance: CORRECTIVE ASSIGNMENT TO CORRECT THE OMISSION SECOND ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 058296 FRAME: 0946. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT .
Total properties: 1
1
Patent #:
Issue Dt:
04/11/2023
Application #:
17504207
Filing Dt:
10/18/2021
Publication #:
Pub Dt:
02/03/2022
Title:
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE, METHOD FOR PACKAGING SEMICONDUCTOR CHIP, METHOD FOR MANUFACTURING SHALLOW TRENCH ISOLATION (STI)
Assignors
1
Exec Dt:
05/07/2018
2
Exec Dt:
05/07/2018
Assignees
1
NO. 8 LI-HSIN RD. 6, SCIENCE BASED INDUSTRIAL PARK
HSINCHU, TAIWAN 300
2
NO. 1, SEC. 4, ROOSEVELT ROAD
TAIPEI, TAIWAN
Correspondence name and address
MCDERMOTT WILL & EMERY LLP
500 NORTH CAPITOL STREET, NW
WASHINGTON, DC 20001

Search Results as of: 05/26/2024 11:49 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT