Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 011147/0798 | |
| Pages: | 2 |
| | Recorded: | 10/06/2000 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
09591603
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
METHOD FOR IDENTIFYING THE CAUSE OF YIELD LOSS IN INTEGRATED CIRCUIT MANUFACTURE
|
|
|
Assignee
|
|
|
|
|
| SUITE 400 |
| 2033 GATEWAY PLACE |
| SAN JOSE, CALIFORNIA 95110 |
|
|
Correspondence name and address
|
| |
SIERRA PATENT GROUP, LTD.
|
| |
TERI MUIR
|
| |
P.O. BOX 6149
|
| |
STATELINE, NV 89449
|
Search Results as of:
06/18/2024 12:52 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
