Total properties:
86
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10450238
|
Filing Dt:
|
06/10/2003
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10487157
|
Filing Dt:
|
02/18/2004
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE UTILIZING BOTH FULLY AND PARTIALLY DEPLETED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10487162
|
Filing Dt:
|
02/17/2004
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
DATA STORAGE DEVICE AND REFRESHING METHOD FOR USE WITH SUCH DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10694689
|
Filing Dt:
|
10/28/2003
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10724377
|
Filing Dt:
|
11/28/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10724648
|
Filing Dt:
|
12/01/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10727742
|
Filing Dt:
|
12/04/2003
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10741804
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10829877
|
Filing Dt:
|
04/22/2004
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY CELL, ARRAY, ARCHITECTURE AND DEVICE, AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10840009
|
Filing Dt:
|
05/06/2004
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10840902
|
Filing Dt:
|
05/07/2004
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
REFERENCE CURRENT GENERATOR, AND METHOD OF PROGRAMMING, ADJUSTING AND/OR OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2008
|
Application #:
|
10884481
|
Filing Dt:
|
07/02/2004
|
Publication #:
|
|
Pub Dt:
|
01/27/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE, AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10941692
|
Filing Dt:
|
09/15/2004
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
LOW POWER PROGRAMMING TECHNIQUE FOR A FLOATING BODY MEMORY TRANSISTOR, MEMORY CELL, AND MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11048387
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
DATA STORAGE DEVICE AND REFRESHING METHOD FOR USE WITH SUCH DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
11061069
|
Filing Dt:
|
02/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
REFERENCE CURRENT GENERATOR, AND METHOD OF PROGRAMMING, ADJUSTING AND/OR OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11079590
|
Filing Dt:
|
03/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
11096970
|
Filing Dt:
|
04/01/2005
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
11132979
|
Filing Dt:
|
05/19/2005
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11201483
|
Filing Dt:
|
08/11/2005
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11226978
|
Filing Dt:
|
09/15/2005
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11247727
|
Filing Dt:
|
10/11/2005
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
Title:
|
MEMORY CELL HAVING AN ELECTRICALLY FLOATING BODY TRANSISTOR AND PROGRAMMING TECHNIQUE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
11247774
|
Filing Dt:
|
10/11/2005
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
Title:
|
CIRCUITRY FOR AND METHOD OF IMPROVING STATISTICAL DISTRIBUTION OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11299590
|
Filing Dt:
|
12/12/2005
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
SENSE AMPLIFIER CIRCUITRY AND ARCHITECTURE TO WRITE DATA INTO AND/OR READ FROM MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11304387
|
Filing Dt:
|
12/15/2005
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
BIPOLAR READING TECHNIQUE FOR A MEMORY CELL HAVING AN ELECTRICALLY FLOATING BODY TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
11334338
|
Filing Dt:
|
01/17/2006
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
LOW POWER PROGRAMMING TECHNIQUE FOR A FLOATING BODY MEMORY TRANSISTOR, MEMORY CELL, AND MEMORY ARRAY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11453594
|
Filing Dt:
|
06/15/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
Method for reading a memory cell having an electrically floating body transistor, and memory cell and array implementing same
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11509188
|
Filing Dt:
|
08/24/2006
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
MEMORY CELL AND MEMORY CELL ARRAY HAVING AN ELECTRICALLY FLOATING BODY TRANSISTOR, AND METHODS OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11515667
|
Filing Dt:
|
09/05/2006
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
METHOD AND CIRCUITRY TO GENERATE A REFERENCE CURRENT FOR READING A MEMORY CELL, AND DEVICE IMPLEMENTING SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11580169
|
Filing Dt:
|
10/12/2006
|
Publication #:
|
|
Pub Dt:
|
04/19/2007
| | | | |
Title:
|
One transistor memory cell having strained electrically floating body region, and method of operating same
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11590147
|
Filing Dt:
|
10/31/2006
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR VARYING THE PROGRAMMING DURATION AND/OR VOLTAGE OF AN ELECTRICALLY FLOATING BODY TRANSISTOR, AND MEMORY CELL ARRAY IMPLEMENTING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11633311
|
Filing Dt:
|
12/04/2006
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
ELECTRICALLY FLOATING BODY MEMORY CELL AND ARRAY, AND METHOD OF OPERATING OR CONTROLLING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11649945
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
DATA STORAGE DEVICE AND REFRESHING METHOD FOR USE WITH SUCH DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11650101
|
Filing Dt:
|
01/05/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR VARIABLE MEMORY CELL REFRESH
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11703429
|
Filing Dt:
|
02/07/2007
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
MULTI-BIT MEMORY CELL HAVING ELECTRICALLY FLOATING BODY TRANSISTOR, AND METHOD OF PROGRAMMING AND READING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11713284
|
Filing Dt:
|
03/02/2007
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11724552
|
Filing Dt:
|
03/15/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
MEMORY ARRAY HAVING A PROGRAMMABLE WORD LENGTH, AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11787718
|
Filing Dt:
|
04/17/2007
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY ARRAY ARCHITECTURE WITH GROUPED MEMORY CELLS, AND METHOD OF CONTROLLING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
11796935
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY CELL AND ARRAY USING PUNCH-THROUGH TO PROGRAM AND READ SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11804098
|
Filing Dt:
|
05/17/2007
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING MEMORY ARRAY INCLUDING ROW REDUNDANCY, AND METHOD OF PROGRAMMING, CONTROLLING AND/OR OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
11821469
|
Filing Dt:
|
06/22/2007
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING MEMORY ARRAY INCLUDING ECC AND COLUMN REDUNDANCY AND METHOD OF OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11821848
|
Filing Dt:
|
06/26/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT INCLUDING MEMORY ARRAY HAVING A SEGMENTED BIT LINE ARCHITECTURE AND METHOD OF CONTROLLING AND/OR OPERATING SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11904977
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
Semiconductor device
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11904978
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
Semiconductor device
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11906036
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/31/2008
| | | | |
Title:
|
BIPOLAR READING TECHNIQUE FOR A MEMORY CELL HAVING AN ELECTRICALLY FLOATING BODY TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11975862
|
Filing Dt:
|
10/22/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11977705
|
Filing Dt:
|
10/25/2007
|
Publication #:
|
|
Pub Dt:
|
03/27/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11982807
|
Filing Dt:
|
11/05/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
SENSE AMPLIFIER CIRCUITRY AND ARCHITECTURE TO WRITE DATA INTO AND/OR READ FROM MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12019320
|
Filing Dt:
|
01/24/2008
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH ELECTRICALLY FLOATING BODY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12053398
|
Filing Dt:
|
03/21/2008
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
MANUFACTURING PROCESS FOR ZERO-CAPACITOR RANDOM ACCESS MEMORY CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12069704
|
Filing Dt:
|
02/12/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICE, AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
12070499
|
Filing Dt:
|
02/19/2008
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
METHOD AND CIRCUITRY TO GENERATE A REFERENCE CURRENT FOR READING A MEMORY CELL, AND DEVICE IMPLEMENTING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12080642
|
Filing Dt:
|
04/04/2008
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
Title:
|
READ CIRCUITRY FOR AN INTEGRATED CIRCUIT HAVING MEMORY CELLS AND/OR A MEMORY CELL ARRAY, AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
12082020
|
Filing Dt:
|
04/08/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12130011
|
Filing Dt:
|
05/30/2008
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
READING TECHNIQUE FOR MEMORY CELL WITH ELECTRICALLY FLOATING BODY TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12154835
|
Filing Dt:
|
05/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING VOLTAGE GENERATION CIRCUITRY FOR MEMORY CELL ARRAY, AND METHOD OF OPERATING AND /OR CONTROLLING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12212326
|
Filing Dt:
|
09/17/2008
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
REFRESHING DATA OF MEMORY CELLS WITH ELECTRICALLY FLOATING BODY TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12218895
|
Filing Dt:
|
07/18/2008
|
Publication #:
|
|
Pub Dt:
|
03/12/2009
| | | | |
Title:
|
SENSE AMPLIFIER CIRCUITRY FOR INTEGRATED CIRCUIT HAVING MEMORY CELL ARRAY, AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12244183
|
Filing Dt:
|
10/02/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
TECHNIQUES FOR REDUCING A VOLTAGE SWING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12251944
|
Filing Dt:
|
10/15/2008
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
TECHNIQUES FOR SIMULTANEOUSLY DRIVING A PLURALITY OF SOURCE LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12268671
|
Filing Dt:
|
11/11/2008
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING MEMORY CELL ARRAY INCLUDING BARRIERS, AND METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
12284961
|
Filing Dt:
|
09/26/2008
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR VARYING THE PROGRAMMING DURATION AND/OR VOLTAGE OF AN ELECTRICALLY FLOATING BODY TRANSISTOR, AND MEMORY CELL ARRAY IMPLEMENTING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12332413
|
Filing Dt:
|
12/11/2008
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING MEMORY CELL ARRAY, AND METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12363841
|
Filing Dt:
|
02/02/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING MEMORY CELLS INCLUDING GATE MATERIAL HAVING HIGH WORK FUNCTION, AND METHOD OF MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12367154
|
Filing Dt:
|
02/06/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
SINGLE TRANSISTOR MEMORY CELL
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12368333
|
Filing Dt:
|
02/10/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
Integrated Circuit Having Electrical Isolation Regions, Mask Technology and Method of Manufacturing Same
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12371551
|
Filing Dt:
|
02/13/2009
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
MEMORY ARRAY HAVING A PROGRAMMABLE WORD LENGTH, AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12467331
|
Filing Dt:
|
05/18/2009
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT INCLUDING MEMORY ARRAY HAVING A SEGMENTED BIT LINE ARCHITECTURE AND METHOD OF CONTROLLING AND/OR OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12567202
|
Filing Dt:
|
09/25/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
RECESSED GATE SILICON-ON-INSULATOR FLOATING BODY DEVICE WITH SELF-ALIGNED LATERAL ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
12573203
|
Filing Dt:
|
10/05/2009
|
Publication #:
|
|
Pub Dt:
|
01/28/2010
| | | | |
Title:
|
MEMORY CELL AND MEMORY CELL ARRAY HAVING AN ELECTRICALLY FLOATING BODY TRANSISTOR, AND METHODS OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12624856
|
Filing Dt:
|
11/24/2009
|
Publication #:
|
|
Pub Dt:
|
05/26/2011
| | | | |
Title:
|
TECHNIQUES FOR REDUCING DISTURBANCE IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12632394
|
Filing Dt:
|
12/07/2009
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
VERTICAL TRANSISTOR MEMORY CELL AND ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12639547
|
Filing Dt:
|
12/16/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
TECHNIQUES FOR REDUCING IMPACT OF ARRAY DISTURBS IN A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12695964
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
TECHNIQUES FOR PROVIDING A SOURCE LINE PLANE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
12697780
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
TECHNIQUES FOR PROVIDING A DIRECT INJECTION SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
12717776
|
Filing Dt:
|
03/04/2010
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
TECHNIQUES FOR FORMING A CONTACT TO A BURIED DIFFUSION LAYER IN A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12718310
|
Filing Dt:
|
03/05/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
TECHNIQUES FOR READING FROM AND/OR WRITING TO A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12725057
|
Filing Dt:
|
03/16/2010
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
Title:
|
TECHNIQUES FOR CONTROLLING A DIRECT INJECTION SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
12751245
|
Filing Dt:
|
03/31/2010
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
12768322
|
Filing Dt:
|
04/27/2010
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
Title:
|
TECHNIQUES FOR PROVIDING A DIRECT INJECTION SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12768363
|
Filing Dt:
|
04/27/2010
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
Title:
|
TECHNIQUES FOR PROVIDING A DIRECT INJECTION SEMICONDUCTOR MEMORY DEVICE HAVING GANGED CARRIER INJECTION LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
12770249
|
Filing Dt:
|
04/29/2010
|
Publication #:
|
|
Pub Dt:
|
11/04/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH FLOATING GATE AND ELECTRICALLY FLOATING BODY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
12785971
|
Filing Dt:
|
05/24/2010
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
TECHNIQUES FOR PROVIDING A DIRECT INJECTION SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12834418
|
Filing Dt:
|
07/12/2010
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
TECHNIQUES FOR PROVIDING A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
12843212
|
Filing Dt:
|
07/26/2010
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
TECHNIQUES FOR PROVIDING A DIRECT INJECTION SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2012
|
Application #:
|
12844477
|
Filing Dt:
|
07/27/2010
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
TECHNIQUES FOR PROVIDING A DIRECT INJECTION SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12877044
|
Filing Dt:
|
09/07/2010
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
TECHNIQUES FOR SENSING A SEMICONDUCTOR MEMORY DEVICE
|
|