|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09498476
|
Filing Dt:
|
02/04/2000
|
Title:
|
SEMICONDUCTOR STRUCTURES WITH TRENCH CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09502712
|
Filing Dt:
|
02/11/2000
|
Title:
|
MOS-GATED DEVICES WITH ALTERNATING ZONES OF CONDUCTIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09511091
|
Filing Dt:
|
02/23/2000
|
Title:
|
MULTIPLE VOLTAGE OUTPUT BUCK CONVERTER WITH A SINGLE INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09525182
|
Filing Dt:
|
03/14/2000
|
Title:
|
Power trench transistor device source region formation using silicon spacer
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09542561
|
Filing Dt:
|
04/04/2000
|
Title:
|
Power device
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
09548946
|
Filing Dt:
|
04/13/2000
|
Title:
|
FLIP CLIP ATTACH AND COPPER CLIP ATTACH ON MOSFET DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
09551187
|
Filing Dt:
|
04/17/2000
|
Title:
|
SEMICONDUCTOR DEVICE HAVING REDUCED EFFECTIVE SUBSTRATE RESISTIVITY AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09566857
|
Filing Dt:
|
05/08/2000
|
Title:
|
Short-circuit current-limit circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09586720
|
Filing Dt:
|
06/05/2000
|
Title:
|
METHOD OF MANUFACTURING A TRENCH MOSFET USING SELECTIVE GROWTH EPITAXY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09602414
|
Filing Dt:
|
06/23/2000
|
Title:
|
MOSFET DEVICES HAVING LINEAR TRANSFER CHARACTERISTICS WHEN OPERATING IN VELOCITY SATURATION MODE AND METHODS OF FORMING AND OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09603405
|
Filing Dt:
|
06/26/2000
|
Title:
|
Voltage boost circuit with low power supply voltage
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09603605
|
Filing Dt:
|
06/26/2000
|
Title:
|
SOFT RECOVERY POWER DIODE AND RELATED METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09619115
|
Filing Dt:
|
07/19/2000
|
Title:
|
FLIP CHIP SUBSTRATE DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09624533
|
Filing Dt:
|
07/24/2000
|
Title:
|
POWER MOS DEVICE WITH BURIED GATE AND GROOVE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09640954
|
Filing Dt:
|
08/16/2000
|
Title:
|
METHOD FOR CREATING THICK OXIDE ON THE BOTTOM SURFACE OF A TRENCH STRUCTURE IN SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09640955
|
Filing Dt:
|
08/16/2000
|
Title:
|
VERTICAL MOSFET WITH ULTRA-LOW RESISTANCE AND LOW GATE CHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
09642071
|
Filing Dt:
|
08/18/2000
|
Title:
|
TRENCH CORNER PROTECTION FOR TRENCH MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
09654845
|
Filing Dt:
|
09/01/2000
|
Title:
|
POWER SEMICONDUCTOR DEVICE WITH IMPROVED UNCLAMPED INDUCTIVE SWITCHING CAPABILITY AND PROCESS FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09656499
|
Filing Dt:
|
09/07/2000
|
Title:
|
FET SENSING PROGRAMMABLE ACTIVE DROOP FOR POWER SUPPLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09657882
|
Filing Dt:
|
09/08/2000
|
Title:
|
Process for making a non-volatile memory cell with a polysilicon spacer defined select gate and related structure
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09661485
|
Filing Dt:
|
09/14/2000
|
Title:
|
Low voltage charge pump employing optimized clock amplitudes
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09662207
|
Filing Dt:
|
09/14/2000
|
Title:
|
LOW VOLTAGE CHARGE PUMP EMPLOYING DISTRIBUTED CHARGE BOOSTING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2002
|
Application #:
|
09662367
|
Filing Dt:
|
09/13/2000
|
Title:
|
Mode select circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
09682151
|
Filing Dt:
|
07/27/2001
|
Title:
|
CONTACT METHOD FOR THIN SILICON CARBIDE EPITAXIAL LAYER AND SEMICONDUCTOR DEVICES FORMED BY THOSE METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09689939
|
Filing Dt:
|
10/12/2000
|
Title:
|
MOS-GATED POWER DEVICE HAVING SEGMENTED TRENCH AND EXTENDED DOPING ZONE AND PROCESS FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
09703517
|
Filing Dt:
|
10/31/2000
|
Title:
|
TECHNIQUE TO STABILIZE THE CHROMINANCE SUBCARRIER GENERATION IN A LINE-LOCKED DIGITAL VIDEO SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09713587
|
Filing Dt:
|
11/15/2000
|
Title:
|
FET SWITCH WITH OVERVOLTAGE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09724706
|
Filing Dt:
|
11/28/2000
|
Title:
|
Method and apparatus for implementing improved pulse width modulation
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
09730932
|
Filing Dt:
|
12/04/2000
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
FLIP CHIP IN LEADED MOLDED PACKAGE WITH TWO DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09731169
|
Filing Dt:
|
12/06/2000
|
Title:
|
MOS-gated power device with doped polysilicon body and process for forming same
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09737977
|
Filing Dt:
|
12/15/2000
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
TRANSLATING SWITCH CIRCUIT WITH DISABLING OPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09759817
|
Filing Dt:
|
01/10/2001
|
Publication #:
|
|
Pub Dt:
|
05/17/2001
| | | | |
Title:
|
COMPARATOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09767092
|
Filing Dt:
|
01/22/2001
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
LOW VOLTAGE DUAL-WELL TRENCH MOS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
09774780
|
Filing Dt:
|
01/30/2001
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR HAVING A LATERAL DEPLETION STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09780199
|
Filing Dt:
|
02/09/2001
|
Publication #:
|
|
Pub Dt:
|
07/12/2001
| | | | |
Title:
|
HIGH FREQUENCY MOSFET SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
09805597
|
Filing Dt:
|
03/12/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING STACKED DIES MOUNTED ON A LEADFRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09815672
|
Filing Dt:
|
03/23/2001
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
Title:
|
Edge termination for silicon power devices
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
09823600
|
Filing Dt:
|
03/30/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
PACKAGING SYSTEM FOR DIE-UP CONNECTION OF A DIE-DOWN ORIENTED INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
09833132
|
Filing Dt:
|
04/11/2001
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
POWER DEVICES HAVING RETROGRADED-DOPED TRANSITION REGIONS AND INSULATED TRENCH-BASED ELECTRODES THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
09839523
|
Filing Dt:
|
04/20/2001
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
Title:
|
TRENCH TRANSISTOR WITH SELF-ALIGNED SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
09844347
|
Filing Dt:
|
04/27/2001
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
Title:
|
POWER MOSFET AND METHOD FOR FORMING SAME USING A SELF-ALIGNED BODY IMPLANT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
09855820
|
Filing Dt:
|
05/14/2001
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
CARRIER WITH METAL BUMPS FOR SEMICONDUCTOR DIE PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09858811
|
Filing Dt:
|
05/15/2001
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
POWER CHIP SCALE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09860099
|
Filing Dt:
|
05/17/2001
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
SYSTEM AND METHOD FOR SYNCHRONIZING MULTIPLE PHASE-LOCK LOOPS OR OTHER SYNCHRONIZABLE OSCILLATORS WITHOUT USING A MASTER CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09863574
|
Filing Dt:
|
05/23/2001
|
Title:
|
DIFFERENTIAL CURRENT MODE GAIN STAGE AND METHODS OF USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09865282
|
Filing Dt:
|
05/25/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
BI-DIRECTIONAL OPTICAL COUPLER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09881787
|
Filing Dt:
|
06/15/2001
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
Title:
|
SEMICONDUCTOR DIE INCLUDING CONDUCTIVE COLUMNS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09897749
|
Filing Dt:
|
07/02/2001
|
Title:
|
AUXILIARY CIRCUITRY FOR MONOLITHIC MICROWAVE INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09898133
|
Filing Dt:
|
07/03/2001
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
TRENCH STRUCTURE FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09925212
|
Filing Dt:
|
08/08/2001
|
Title:
|
SYSTEMS FOR RAIL-TO-RAIL DYNAMICALLY CONTROLLED AMPLIFIERS AND INPUT STAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
09956568
|
Filing Dt:
|
09/19/2001
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
Title:
|
TRENCH ETCH WITH INCREMENTAL OXYGEN FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
09963049
|
Filing Dt:
|
09/24/2001
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING MOLDED WIRELESS EXPOSED DRAIN PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09971844
|
Filing Dt:
|
10/04/2001
|
Title:
|
UNIVERSAL PULSE WIDTH MODULATING POWER CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
09981583
|
Filing Dt:
|
10/17/2001
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE WITH IMPROVED SMALLER FORWARD VOLTAGE LOSS AND HIGHER BLOCKING CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09991838
|
Filing Dt:
|
11/05/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
VERTICAL POWER DEVICES HAVING INSULATED SOURCE ELECTRODES IN DISCONTINUOUS DEEP TRENCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09992233
|
Filing Dt:
|
11/05/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
PACKAGED POWER DEVICES HAVING VERTICAL POWER MOSFETS THEREIN THAT ARE FLIP-CHIP MOUNTED TO SLOTTED GATE ELECTRODE STRIP LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09992629
|
Filing Dt:
|
11/06/2001
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
Title:
|
TRENCH MOSFET WITH LOW GATE CHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09993145
|
Filing Dt:
|
11/06/2001
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
Title:
|
TRENCH MOSFET WITH REDUCED MILLER CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
09993412
|
Filing Dt:
|
11/05/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
RADIO FREQUENCY (RF) POWER DEVICES HAVING FARADAY SHIELD LAYERS THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09995019
|
Filing Dt:
|
11/26/2001
|
Publication #:
|
|
Pub Dt:
|
03/28/2002
| | | | |
Title:
|
VERTICAL MOSFETS HAVING TRENCH-BASED GATE ELECTRODES WITHIN DEEPER TRENCH-BASED SOURCE ELECTRODES AND METHODS OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10008171
|
Filing Dt:
|
10/19/2001
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
POWER SEMICONDUCTOR DEVICES HAVING LATERALLY EXTENDING BASE SHIELDING REGIONS THAT INHIBIT BASE REACH-THROUGH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
10027708
|
Filing Dt:
|
12/19/2001
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
OVER-VOLTAGE PROTECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2005
|
Application #:
|
10029101
|
Filing Dt:
|
12/20/2001
|
Title:
|
UNIFORM CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10039319
|
Filing Dt:
|
11/09/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
MOS-GATED DEVICE HAVING A BURIED GATE AND PROCESS FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
10050428
|
Filing Dt:
|
01/15/2002
|
Title:
|
SEMICONDUCTOR DIE PACKAGE WITH IMPROVED THERMAL AND ELECTRICAL PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10050976
|
Filing Dt:
|
01/18/2002
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
THICK BUFFER REGION DESIGN TO IMPROVE IGBT SELF-CLAMPED INDUCTIVE SWITCHING (SCIS) ENERGY DENSITY AND DEVICE MANUFACTURABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10052234
|
Filing Dt:
|
01/16/2002
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
SELF-ALIGNED TRENCH MOSFETS AND METHODS FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10055211
|
Filing Dt:
|
01/23/2002
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
IGBT WITH CHANNEL RESISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10077258
|
Filing Dt:
|
02/14/2002
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
METHOD OF FORMING A TRENCH TRANSISTOR HAVING A SUPERIOR GATE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
10082944
|
Filing Dt:
|
02/26/2002
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
Title:
|
PROCESS FOR DEPOSITING AND PLANARIZING BPSG FOR DENSE TRENCH MOSFET APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10092692
|
Filing Dt:
|
03/07/2002
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
ULTRA DENSE TRENCH-GATED POWER DEVICE WITH THE REDUCED DRAIN-SOURCE FEEDBACK CAPACITANCE AND MILLER CHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10105721
|
Filing Dt:
|
03/25/2002
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
FIELD COUPLED POWER MOSFET BUS ARCHITECTURE USING TRENCH TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
10135719
|
Filing Dt:
|
04/30/2002
|
Title:
|
CURRENT SHUTDOWN CIRCUIT FOR ACTIVE BIAS CIRCUIT HAVING PROCESS VARIATION COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10138913
|
Filing Dt:
|
05/03/2002
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
Title:
|
LOW VOLTAGE HIGH DENSITY TRENCH-GATED POWER DEVICE WITH UNIFORMLY DOPED CHANNEL AND ITS EDGE TERMINATION TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10143065
|
Filing Dt:
|
05/09/2002
|
Title:
|
BANDGAP REFERENCE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10155554
|
Filing Dt:
|
05/24/2002
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR AND METHOD OF ITS MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10174641
|
Filing Dt:
|
06/19/2002
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
PROCESS FOR FORMING MOS-GATED POWER DEVICE HAVING SEGMENTED TRENCH AND EXTENDED DOPING ZONE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10177783
|
Filing Dt:
|
06/19/2002
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
METHOD FOR CREATING THICK OXIDE ON THE BOTTOM SURFACE OF A TRENCH STRUCTURE IN SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
10187560
|
Filing Dt:
|
07/02/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES WITH TRENCH CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
10195984
|
Filing Dt:
|
07/16/2002
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
POWER MOS DEVICE WITH BURIED GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10196790
|
Filing Dt:
|
07/16/2002
|
Title:
|
HIGHLY EFFICIENT STEP-DOWN/STEP-UP AND STEP-UP/STEP-DOWN CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10199583
|
Filing Dt:
|
07/19/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
VERTICAL POWER DEVICES HAVING RETROGRADED-DOPED TRANSITION REGIONS THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10200056
|
Filing Dt:
|
07/18/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
VERTICAL CHARGE CONTROL SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10207625
|
Filing Dt:
|
07/29/2002
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
ACTIVE POWER/GROUND ESD TRIGGER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10208951
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
CAPACITIVELY COUPLED CURRENT BOOST CIRCUITRY FOR INTEGRATED VOLTAGE REGULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10209110
|
Filing Dt:
|
07/30/2002
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
DUAL TRENCH POWER MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10210515
|
Filing Dt:
|
07/31/2002
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
PACKAGED SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE USING SHAPED DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10222481
|
Filing Dt:
|
08/16/2002
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
METHOD AND CIRCUIT FOR REDUCING LOSSES IN DC-DC CONVERTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
10229602
|
Filing Dt:
|
08/27/2002
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
HIGH EFFICIENCY LED DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10233248
|
Filing Dt:
|
08/30/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
SUBSTRATE BASED UNMOLDED PACKAGE INCLUDING LEAD FRAME STRUCTURE AND SEMICONDUCTOR DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10235249
|
Filing Dt:
|
09/04/2002
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
UNMOLDED PACKAGE FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10247461
|
Filing Dt:
|
09/19/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
TERMINATION STRUCTURE INCORPORATING INSULATOR IN A TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10247464
|
Filing Dt:
|
09/19/2002
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
BURIED GATE-FIELD TERMINATION STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10262170
|
Filing Dt:
|
09/30/2002
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE INCLUDING DRAIN CLIP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10269126
|
Filing Dt:
|
10/03/2002
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
Title:
|
TRENCH GATE LATERALLY DIFFUSED MOSFET DEVICES AND METHODS FOR MAKING SUCH DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10269244
|
Filing Dt:
|
10/11/2002
|
Title:
|
SCHOTTKY RECTIFIER WITH INSULATION-FILLED TRENCHES AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10271654
|
Filing Dt:
|
10/15/2002
|
Publication #:
|
|
Pub Dt:
|
04/24/2003
| | | | |
Title:
|
THIN, THERMALLY ENHANCED FLIP CHIP IN A LEADED MOLDED PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10278224
|
Filing Dt:
|
10/22/2002
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
Title:
|
QUICK PUNCH THROUGH IGBT HAVING GATE-CONTROLLABLE DI/DT AND REDUCED EMI DURING INDUCTIVE TURN OFF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10280313
|
Filing Dt:
|
10/25/2002
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
Title:
|
TRIGGERING OF AN ESD NMOS THROUGH THE USE OF AN N-TYPE BURIED LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10288982
|
Filing Dt:
|
11/05/2002
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
TRENCH STRUCTURE HAVING ONE OR MORE DIODES EMBEDDED THEREIN ADJACENT A PN JUNCTION
|
|