|
Total properties:
11
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/1995
|
Application #:
|
08033775
|
Filing Dt:
|
03/19/1993
|
|
Title:
|
AUTOMATIC FAILURE ANALYSIS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09350039
|
Filing Dt:
|
07/08/1999
|
|
Title:
|
RECIPE EDITOR FOR EDITING AND CREATING PROCESS RECIPES WITH PARAMETER-LEVEL SEMICONDUCTOR-MANUFACTURING EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
09591603
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
METHOD FOR IDENTIFYING THE CAUSE OF YIELD LOSS IN INTEGRATED CIRCUIT MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
09616806
|
Filing Dt:
|
07/14/2000
|
|
Title:
|
METHOD FOR SELECTING AN OPTIMAL LEVEL OF REDUNDANCY IN THE DESIGN OF MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
09683569
|
Filing Dt:
|
01/18/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
|
Title:
|
RECIPE EDITOR FOR EDITING AND CREATING PROCESS RECIPES WITH PARAMETER-LEVEL SECURITY FOR VARIOUS KINDS OF SEMICONDUCTOR-MANUFACTURING EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09747497
|
Filing Dt:
|
12/22/2000
|
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
|
Title:
|
CORRECTION OF OVERLAY OFFSET BETWEEN INSPECTION LAYERS IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
09972742
|
Filing Dt:
|
10/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
|
Title:
|
CORRECTION OF OVERLAY OFFSET BETWEEN INSPECTION LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10167039
|
Filing Dt:
|
06/11/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
|
Title:
|
METHOD FOR AVOIDING FALSE FAILURES ATTRIBUTABLE TO DUMMY INTERCONNECTS DURING DEFECT ANALYSIS OF AN INTEGRATED CIRCUIT DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10167113
|
Filing Dt:
|
06/11/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
|
Title:
|
METHOD FOR ELIMINATING FALSE FAILURES SAVED BY REDUNDANT PATHS DURING CIRCUIT AREA ANALYSIS ON AN INTEGRATED CIRCUIT LAYOUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10264756
|
Filing Dt:
|
10/04/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
|
Title:
|
ONE-TIME-PROGRAMMABLE BIT CELL WITH LATCH CIRCUIT HAVING SELECTIVELY PROGRAMMABLE FLOATING GATE TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10271952
|
Filing Dt:
|
10/15/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
|
Title:
|
LOW STANDBY CURRENT POWER-ON RESET CIRCUIT
|
|
