USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total properties: 125
Page 2 of 2
Pages: 1 2

Patent #:	9220042	Issue Dt:	12/22/2015	Application #:	13925831	Filing Dt:	06/25/2013
Publication #:	US20140376510	Pub Dt:	12/25/2014
Title:	WIRELESS COMMUNICATION APPARATUS AND METHOD

Patent #:	9034679	Issue Dt:	05/19/2015	Application #:	13926652	Filing Dt:	06/25/2013
Publication #:	US20140374851	Pub Dt:	12/25/2014
Title:	METHOD FOR FABRICATING MULTIPLE TYPES OF MEMS DEVICES

Patent #:	9006093	Issue Dt:	04/14/2015	Application #:	13928666	Filing Dt:	06/27/2013
Publication #:	US20150001612	Pub Dt:	01/01/2015
Title:	NON-VOLATILE MEMORY (NVM) AND HIGH VOLTAGE TRANSISTOR INTEGRATION

Patent #:	9310829	Issue Dt:	04/12/2016	Application #:	13928671	Filing Dt:	06/27/2013
Publication #:	US20150006944	Pub Dt:	01/01/2015
Title:	SYSTEM WITH FEATURE OF SAVING DYNAMIC POWER OF FLIP-FLOP BANKS

Patent #:	9287200	Issue Dt:	03/15/2016	Application #:	13928876	Filing Dt:	06/27/2013
Publication #:	US20150001691	Pub Dt:	01/01/2015
Title:	PACKAGED SEMICONDUCTOR DEVICE

Patent #:	9710360	Issue Dt:	07/18/2017	Application #:	13929002	Filing Dt:	06/27/2013
Publication #:	US20150007139	Pub Dt:	01/01/2015
Title:	OPTIMIZING ERROR PARSING IN AN INTEGRATED DEVELOPMENT ENVIRONMENT

Patent #:	9000507	Issue Dt:	04/07/2015	Application #:	13929013	Filing Dt:	06/27/2013
Publication #:	US20150002211	Pub Dt:	01/01/2015
Title:	METHOD AND SYSTEM FOR RECOVERING FROM TRANSISTOR AGING USING HEATING

Patent #:	8832624	Issue Dt:	09/09/2014	Application #:	13929114	Filing Dt:	06/27/2013
Title:	MULTI-LAYER PROCESS-INDUCED DAMAGE TRACKING AND REMEDIATION

Patent #:	9401342	Issue Dt:	07/26/2016	Application #:	13929688	Filing Dt:	06/27/2013
Publication #:	US20150002226	Pub Dt:	01/01/2015
Title:	SEMICONDUCTOR PACKAGE HAVING WIRE BOND WALL TO REDUCE COUPLING

Patent #:	9590058	Issue Dt:	03/07/2017	Application #:	13929924	Filing Dt:	06/28/2013
Publication #:	US20150001606	Pub Dt:	01/01/2015
Title:	METHODS AND STRUCTURES FOR A SPLIT GATE MEMORY CELL STRUCTURE

Patent #:	9466413	Issue Dt:	10/11/2016	Application #:	13930236	Filing Dt:	06/28/2013
Publication #:	US20150001948	Pub Dt:	01/01/2015
Title:	DIE-TO-DIE INDUCTIVE COMMUNICATION DEVICES AND METHODS

Patent #:	NONE	Issue Dt:		Application #:	13930250	Filing Dt:	06/28/2013
Publication #:	US20150004902	Pub Dt:	01/01/2015
Title:	DIE-TO-DIE INDUCTIVE COMMUNICATION DEVICES AND METHODS

Patent #:	8994446	Issue Dt:	03/31/2015	Application #:	13930657	Filing Dt:	06/28/2013
Publication #:	US20150002215	Pub Dt:	01/01/2015
Title:	INTEGRATED CIRCUITS AND METHODS FOR MONITORING FORWARD AND REVERSE BACK BIASING

Patent #:	9116799	Issue Dt:	08/25/2015	Application #:	13931945	Filing Dt:	06/30/2013
Publication #:	US20150006827	Pub Dt:	01/01/2015
Title:	METHOD FOR DETECTING BANK COLLISION AT A MEMORY AND DEVICE THEREFOR

Patent #:	9348723	Issue Dt:	05/24/2016	Application #:	13977076	Filing Dt:	06/28/2013
Publication #:	US20130305099	Pub Dt:	11/14/2013
Title:	METHOD, SYSTEM, AND COMPUTER PROGRAM PRODUCT

Patent #:	NONE	Issue Dt:		Application #:	13977082	Filing Dt:	06/28/2013
Publication #:	US20130290686	Pub Dt:	10/31/2013
Title:	INTEGRATED CIRCUIT DEVICE AND METHOD FOR CALCULATING A PREDICATE VALUE

Patent #:	9411039	Issue Dt:	08/09/2016	Application #:	13977087	Filing Dt:	06/28/2013
Publication #:	US20130293411	Pub Dt:	11/07/2013
Title:	PHASED-ARRAY RECEIVER, RADAR SYSTEM AND VEHICLE

Patent #:	9135157	Issue Dt:	09/15/2015	Application #:	13988366	Filing Dt:	05/20/2013
Publication #:	US20130246695	Pub Dt:	09/19/2013
Title:	INTEGRATED CIRCUIT DEVICE, SIGNAL PROCESSING SYSTEM AND METHOD FOR PREFETCHING LINES OF DATA THEREFOR

Patent #:	9417884	Issue Dt:	08/16/2016	Application #:	13988425	Filing Dt:	05/20/2013
Publication #:	US20130232330	Pub Dt:	09/05/2013
Title:	METHOD FOR ENABLING CALIBRATION DURING START-UP OF A MICRO CONTROLLER UNIT AND INTEGRATED CIRCUIT THEREFOR

Patent #:	8901986	Issue Dt:	12/02/2014	Application #:	13988549	Filing Dt:	05/21/2013
Publication #:	US20130241606	Pub Dt:	09/19/2013
Title:	INTEGRATED CIRCUIT AND A METHOD OF POWER MANAGEMENT OF AN INTEGRATED CIRCUIT

Patent #:	9246512	Issue Dt:	01/26/2016	Application #:	13988821	Filing Dt:	05/22/2013
Publication #:	US20140189462	Pub Dt:	07/03/2014
Title:	ERROR CORRECTING DEVICE, METHOD FOR MONITORING AN ERROR CORRECTING DEVICE AND DATA PROCESSING SYSTEM

Patent #:	9335805	Issue Dt:	05/10/2016	Application #:	13989280	Filing Dt:	05/23/2013
Publication #:	US20130238912	Pub Dt:	09/12/2013
Title:	METHOD AND APPARATUS FOR MANAGING POWER IN A MULTI-CORE PROCESSOR

Patent #:	8970283	Issue Dt:	03/03/2015	Application #:	13989288	Filing Dt:	05/23/2013
Publication #:	US20130249616	Pub Dt:	09/26/2013
Title:	SWITCHING ARRANGEMENT, INTEGRATED CIRCUIT COMPRISING SAME, METHOD OF CONTROLLING A SWITCHING ARRANGEMENT, AND RELATED COMPUTER PROGRAM PRODUCT

Patent #:	NONE	Issue Dt:		Application #:	13995190	Filing Dt:	06/18/2013
Publication #:	US20130275725	Pub Dt:	10/17/2013
Title:	INTEGRATED CIRCUIT DEVICE AND METHOD FOR PERFORMING CONDITIONAL NEGATION OF DATA

Assignor

Exec Dt:

12/07/2015

Assignee

6501 WILLIAM CANNON DRIVE WEST

AUSTIN, TEXAS 78735

Correspondence name and address
	IP RESEARCH PLUS, INC.
	21 TADCASTER CIRCLE
	ATTN: PENELOPE J.A. AGODOA
	WALDORF, MD 20602

Search Results as of: 06/03/2024 07:42 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6