Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 037528/0822 | |
| Pages: | 3 |
| | Recorded: | 01/20/2016 | | |
| Attorney Dkt #: | 3718.262/HU115 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
15000111
|
Filing Dt:
|
01/19/2016
|
|
Publication #:
|
|
Pub Dt:
|
07/20/2017
| | | | |
|
Title:
|
STRESS MEMORIZATION AND DEFECT SUPPRESSION TECHNIQUES FOR NMOS TRANSISTOR DEVICES
|
|
|
Assignee
|
|
|
|
|
| UGLAND HOUSE |
| PO BOX 309 |
| GRAND CAYMAN, CAYMAN ISLANDS KY1-1104 |
|
|
Correspondence name and address
|
| |
HESLIN ROTHENBERG FARLEY & MESITI/ GLOBA
|
| |
5 COLUMBIA CIRCLE
|
| |
ALBANY, NY 12203
|
Search Results as of:
05/30/2024 09:11 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
