Total properties:
743
Page
7
of
8
Pages:
1 2 3 4 5 6 7 8
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2011
|
Application #:
|
12405000
|
Filing Dt:
|
03/16/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
|
Title:
|
CONTENT ADDRESSABLE MEMORY HAVING BIDIRECTIONAL LINES THAT SUPPORT PASSING READ/WRITE DATA AND SEARCH DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12405154
|
Filing Dt:
|
03/16/2009
|
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
|
Title:
|
CONTENT ADDRESSABLE MEMORY (CAM) ARRAY CAPABLE OF IMPLEMENTING READ OR WRITE OPERATIONS DURING SEARCH OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12406023
|
Filing Dt:
|
03/17/2009
|
|
Title:
|
CANCELING FAR END CROSS-TALK IN COMMUNICATION SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12421521
|
Filing Dt:
|
04/09/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2010
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR IMPROVING COMMUNICATION SYSTEM PERFORMANCE IN TOMLINSON HARASHIMA PRECODING (THP) MODE WITH A ZERO EDGE FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
12431332
|
Filing Dt:
|
04/28/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2010
| | | | |
|
Title:
|
TERNARY CONTENT ADDRESSABLE MEMORY HAVING REDUCED LEAKAGE EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
12455952
|
Filing Dt:
|
06/09/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2009
| | | | |
|
Title:
|
CREST FACTOR REDUCTION WITH PHASE OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12484076
|
Filing Dt:
|
06/12/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
|
Title:
|
CONFIGURABLE NON-VOLATILE LOGIC STRUCTURE FOR CHARACTERIZING AN INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
12495202
|
Filing Dt:
|
06/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
|
Title:
|
CONTENT ADDRESSABLE MEMORY DEVICE FOR SIMULTANEOUSLY SEARCHING MULTIPLE FLOWS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12499771
|
Filing Dt:
|
07/08/2009
|
|
Title:
|
COMPARATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12504523
|
Filing Dt:
|
07/16/2009
|
|
Title:
|
TERNARY CONTENT ADDRESSABLE MEMORY (TCAM) CELLS WITH LOW SIGNAL LINE NUMBERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12505372
|
Filing Dt:
|
07/17/2009
|
|
Title:
|
DETERMINING REGULAR EXPRESSION MATCH LENGTHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12538852
|
Filing Dt:
|
08/10/2009
|
|
Title:
|
COUNTER CIRCUIT FOR REGULAR EXPRESSION SEARCH ENGINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
12567595
|
Filing Dt:
|
09/25/2009
|
|
Title:
|
STACKED NETWORK SWITCH USING RESILIENT PACKET RING COMMUNICATION PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
12567608
|
Filing Dt:
|
09/25/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR ENHANCED HASHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12571230
|
Filing Dt:
|
09/30/2009
|
|
Title:
|
SYSTEM AND METHOD FOR CONDITIONALLY SENDING A REQUEST FOR DATA TO A HOME NODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12571233
|
Filing Dt:
|
09/30/2009
|
|
Title:
|
SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT FOR CONDITIONALLY SENDING A REQUEST FOR DATA TO A NODE BASED ON A DETERMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
12582622
|
Filing Dt:
|
10/20/2009
|
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
|
Title:
|
ADVANCED PROCESSOR WITH FAST MESSAGING NETWORK TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12617369
|
Filing Dt:
|
11/12/2009
|
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
|
Title:
|
CONTENT ADDRESABLE MEMORY HAVING PROGRAMMABLE INTERCONNECT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
12619607
|
Filing Dt:
|
11/16/2009
|
|
Publication #:
|
|
Pub Dt:
|
03/04/2010
| | | | |
|
Title:
|
CONTENT ADDRESABLE MEMORY HAVING SELECTIVELY INTERCONNECTED COUNTER CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12627915
|
Filing Dt:
|
11/30/2009
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING CACHE COHERENCY OF A PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
12633702
|
Filing Dt:
|
12/08/2009
|
|
Title:
|
SYSTEM, METHOD, AND COMPUTER PROGRAM PRODUCT TO DISTRIBUTE WORKLOAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12658498
|
Filing Dt:
|
02/09/2010
|
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
|
Title:
|
MODEL BASED DISTORTION REDUCTION FOR POWER AMPLIFIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12709404
|
Filing Dt:
|
02/19/2010
|
|
Title:
|
ENCODING DATA FOR STORAGE IN A CONTENT ADDRESSABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
12716094
|
Filing Dt:
|
03/02/2010
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR PERFORMING CONCATENATION OF DIVERSELY ROUTED CHANNELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12723538
|
Filing Dt:
|
03/12/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
|
Title:
|
DIGITAL LINEAR VOLTAGE REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12728101
|
Filing Dt:
|
03/19/2010
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
|
Title:
|
PROGRAMMABLE DRIVE STRENGTH IN MEMORY SIGNALING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12728113
|
Filing Dt:
|
03/19/2010
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
|
Title:
|
Multi-Value Logic Signaling in Multi-Functional Circuits
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12728129
|
Filing Dt:
|
03/19/2010
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2011
| | | | |
|
Title:
|
Repeater Architecture with Single Clock Multiplier Unit
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12728150
|
Filing Dt:
|
03/19/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/29/2010
| | | | |
|
Title:
|
Method and Apparatus for Shaping Electronic Pulses
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12730184
|
Filing Dt:
|
03/23/2010
|
|
Title:
|
CONTENT ADDRESSABLE MEMORY DEVICE HAVING SPIN TORQUE TRANSFER MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12732515
|
Filing Dt:
|
03/26/2010
|
|
Title:
|
RANGE CODE COMPRESSION METHOD AND APPARATUS FOR TERNARY CONTENT ADDRESSABLE MEMORY (CAM) DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12771657
|
Filing Dt:
|
04/30/2010
|
|
Title:
|
MEMORY DEVICE HAVING BIT LINE LEAKAGE COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
12779894
|
Filing Dt:
|
05/13/2010
|
|
Title:
|
CONTENT SEARCH SYSTEM INCLUDING MULTIPLE DETERMINISTIC FINITE AUTOMATON ENGINES HAVING SHARED MEMORY RESOURCES
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12815092
|
Filing Dt:
|
06/14/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
|
Title:
|
DELEGATING NETWORK PROCESSOR OPERATIONS TO STAR TOPOLOGY SERIAL BUS INTERFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12818555
|
Filing Dt:
|
06/18/2010
|
|
Title:
|
CONTENT ADDRESSABLE MEMORY DEVICE CAPABLE OF PARALLEL STATE INFORMATION TRANSFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12822073
|
Filing Dt:
|
06/23/2010
|
|
Title:
|
SYSTEM FOR DYNAMICALLY MANAGING POWER CONSUMPTION IN A SEARCH ENGINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12826124
|
Filing Dt:
|
06/29/2010
|
|
Title:
|
INTEGRATED CIRCUIT WITH RECONFIGURABLE INPUTS/OUTPUTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12828125
|
Filing Dt:
|
06/30/2010
|
|
Title:
|
SYSTEMS, CIRCUITS AND METHODS FOR CONDITIONING SIGNALS FOR TRANSMISSION ON A PHYSICAL MEDIUM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12828153
|
Filing Dt:
|
06/30/2010
|
|
Title:
|
SYSTEMS, CIRCUITS AND METHODS FOR FILTERING SIGNALS TO COMPENSATE FOR CHANNEL EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
12832862
|
Filing Dt:
|
07/08/2010
|
|
Title:
|
NEGATIVE REGULAR EXPRESSION SEARCH OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
12838323
|
Filing Dt:
|
07/16/2010
|
|
Title:
|
CONTENT SEARCH SYSTEM HAVING PIPELINED ENGINES AND A TOKEN STITCHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12844235
|
Filing Dt:
|
07/27/2010
|
|
Title:
|
COMPILING REGULAR EXPRESSIONS FOR PROGRAMMABLE CONTENT ADDRESSABLE MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12844321
|
Filing Dt:
|
07/27/2010
|
|
Title:
|
REFORMULATING REGULAR EXPRESSIONS INTO ARCHITECTURE-DEPENDENT BIT GROUPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12859013
|
Filing Dt:
|
08/18/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR UTILIZING AN EXTENDED TRANSLATION LOOK-ASIDE BUFFER HAVING A HYBRID MEMORY STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
12861084
|
Filing Dt:
|
08/23/2010
|
|
Title:
|
PRECHARGE CIRCUITS AND METHODS FOR CONTENT ADDRESSABLE MEMORY (CAM) AND RELATED DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12873122
|
Filing Dt:
|
08/31/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
|
Title:
|
POWER REDUCTION IN A CONTENT ADDRESSABLE MEMORY HAVING PROGRAMMABLE INTERCONNECT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12873183
|
Filing Dt:
|
08/31/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
|
Title:
|
CONTENT ADDRESSABLE MEMORY HAVING SELECTIVELY INTERCONNECTED ROWS OF COUNTER CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
12885176
|
Filing Dt:
|
09/17/2010
|
|
Title:
|
TOKEN STITCHER FOR A CONTENT SEARCH SYSTEM HAVING PIPELINED ENGINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12887267
|
Filing Dt:
|
09/21/2010
|
|
Title:
|
ADAPTIVE MATCH LINE CHARGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12890551
|
Filing Dt:
|
09/24/2010
|
|
Publication #:
|
|
Pub Dt:
|
01/20/2011
| | | | |
|
Title:
|
ADVANCED TELECOMMUNICATIONS ROUTER AND CROSSBAR SWITCH CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
12895556
|
Filing Dt:
|
09/30/2010
|
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
|
Title:
|
SYSTEMS, CIRCUITS AND METHODS FOR DUAL TRANSFORMER DUPLEXING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12899171
|
Filing Dt:
|
10/06/2010
|
|
Title:
|
CONTENT ADDRESSABLE MEMORY DEVICE HAVING STATE INFORMATION PROCESSING CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12901859
|
Filing Dt:
|
10/11/2010
|
|
Title:
|
METHODS FOR LOGICALLY COMBINING RANGE REPRESENTATION VALUES IN A CONTENT ADDRESSABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12901886
|
Filing Dt:
|
10/11/2010
|
|
Title:
|
PROCESSOR WITH COMPARE OPERATIONS BASED ON ANY OF MULTIPLE COMPARE DATA SEGMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12909701
|
Filing Dt:
|
10/21/2010
|
|
Title:
|
LOW POWER CONTENT ADDRESSABLE MEMORY DEVICE HAVING SELECTABLE CASCADED ARRAY SEGMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12909714
|
Filing Dt:
|
10/21/2010
|
|
Title:
|
SEGMENTED CONTENT ADDRESSABLE MEMORY DEVICE HAVING PIPELINED COMPARE OPERATIONS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12916416
|
Filing Dt:
|
10/29/2010
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
|
Title:
|
Systems, circuits and methods for an analog echo canceller with interpolating output
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
12916425
|
Filing Dt:
|
10/29/2010
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
|
Title:
|
Analog Echo Canceller with Interpolating Output
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12944442
|
Filing Dt:
|
11/11/2010
|
|
Title:
|
COMPACT INSTRUCTION FORMAT FOR CONTENT SEARCH SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
12946440
|
Filing Dt:
|
11/15/2010
|
|
Title:
|
MEMORY MANAGEMENT IN A TOKEN STITCHER FOR A CONTENT SEARCH SYSTEM HAVING PIPELINED ENGINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
12946780
|
Filing Dt:
|
11/15/2010
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2011
| | | | |
|
Title:
|
OUTPUT QUEUED SWITCH WITH A PARALLEL SHARED MEMORY, AND METHOD OF OPERATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12949615
|
Filing Dt:
|
11/18/2010
|
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
|
Title:
|
SYSTEMS, CIRCUITS, AND METHODS FOR PIPELINED FOLDING AND INTERPOLATING ADC ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12964712
|
Filing Dt:
|
12/09/2010
|
|
Title:
|
MATCH LINE PRECHARGE CIRCUITS AND METHODS FOR CONTENT ADDRESSABLE MEMORY (CAM) DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12973735
|
Filing Dt:
|
12/20/2010
|
|
Title:
|
Systems, Circuits and Methods for Adapting Parameters of a Linear Equalizer in a Receiver
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12973797
|
Filing Dt:
|
12/20/2010
|
|
Title:
|
Systems, Circuits and Methods for Adapting Taps of a Decision Feedback Equalizer in a Receiver
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12973819
|
Filing Dt:
|
12/20/2010
|
|
Title:
|
Systems, Circuits and Methods for Adapting Parameters of Components in a Receiver
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
12978045
|
Filing Dt:
|
12/23/2010
|
|
Title:
|
SYSTEMS, CIRCUITS, AND METHODS FOR PHASE INVERSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
12983810
|
Filing Dt:
|
01/03/2011
|
|
Title:
|
MINIMIZING STATE LISTS FOR NON-DETERMINISTIC FINITE STATE AUTOMATONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12987861
|
Filing Dt:
|
01/10/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
|
Title:
|
SYSTEMS, METHODS, AND CIRCUITS FOR DRIVING LARGE OFF-CHIP LOADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
13015543
|
Filing Dt:
|
01/27/2011
|
|
Title:
|
FAST QUATERNARY CONTENT ADDRESSABLE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13034441
|
Filing Dt:
|
02/24/2011
|
|
Title:
|
SERIAL LINK TRAINING METHOD AND APPARATUS WITH DETERMINISTIC LATENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13034497
|
Filing Dt:
|
02/24/2011
|
|
Title:
|
NETWORK PROCESSOR WITH TRAFFIC SHAPING RESPONSE BUS INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
13034570
|
Filing Dt:
|
02/24/2011
|
|
Title:
|
SERIAL LINK INTERFACE POWER CONTROL METHOD AND APPARATUS WITH SELECTIVE IDLE DATA DISCARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13039616
|
Filing Dt:
|
03/03/2011
|
|
Title:
|
PACKET FORMAT FOR ERROR REPORTING IN A CONTENT ADDRESSABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
13051247
|
Filing Dt:
|
03/18/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
|
Title:
|
UPDATING CAM ARRAYS USING PREFIX LENGTH DISTRIBUTION PREDICTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
13069220
|
Filing Dt:
|
03/22/2011
|
|
Title:
|
POWER LIMITING IN A CONTENT SEARCH SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
13069330
|
Filing Dt:
|
03/22/2011
|
|
Title:
|
CONFIGURING A TUNABLE INDUCTOR ACROSS MULTIPLE LAYERS OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13084516
|
Filing Dt:
|
04/11/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
|
Title:
|
ADVANCED PROCESSOR WITH MECHANISM FOR FAST PACKET QUEUING OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
13103041
|
Filing Dt:
|
05/07/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/19/2012
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING CACHE COHERENCY OF A PROCESSOR
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13115012
|
Filing Dt:
|
05/24/2011
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2011
| | | | |
|
Title:
|
ADVANCED PROCESSOR SCHEDULING IN A MULTITHREADED SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13149878
|
Filing Dt:
|
05/31/2011
|
|
Title:
|
TERNARY CONTENT ADDRESSABLE MEMORY CELL HAVING SINGLE TRANSISTOR PULL-DOWN STACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13149885
|
Filing Dt:
|
05/31/2011
|
|
Title:
|
TERNARY CONTENT ADDRESSABLE MEMORY CELL HAVING TWO TRANSISTOR PULL-DOWN STACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
13154413
|
Filing Dt:
|
06/06/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/12/2012
| | | | |
|
Title:
|
Processor with packet ordering device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
13163605
|
Filing Dt:
|
06/17/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
|
Title:
|
MULTI-PART CLOCK MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13164319
|
Filing Dt:
|
06/20/2011
|
|
Title:
|
DEVICE CONFIGURATION FOR MULTIPROCESSOR SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
13164521
|
Filing Dt:
|
06/20/2011
|
|
Title:
|
PROGRAMMABLE MICRO-CORE PROCESSORS FOR PACKET PARSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
13164533
|
Filing Dt:
|
06/20/2011
|
|
Title:
|
PROGRAMMABLE MICRO-CORE PROCESSORS FOR PACKET PARSING WITH PACKET ORDERING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13164565
|
Filing Dt:
|
06/20/2011
|
|
Title:
|
PROGRAMMABLE MICRO-CORE PROCESSORS FOR SECURITY PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13165417
|
Filing Dt:
|
06/21/2011
|
|
Title:
|
METHOD AND APPARATUS FOR HANDLING DATA FLOW IN A MULTI-CHIP ENVIRONMENT USING AN INTERCHIP INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13165479
|
Filing Dt:
|
06/21/2011
|
|
Title:
|
GUARANTEED RATE PORT SCHEDULER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13165736
|
Filing Dt:
|
06/21/2011
|
|
Title:
|
PERFORMANCE OF A STRIDE-BASED PREFETCHER ON AN OUT-OF-ORDER CENTRAL PROCESSING UNIT (CPU)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13165768
|
Filing Dt:
|
06/21/2011
|
|
Title:
|
TCP SEGMENTATION OFFLOAD (TSO) USING A HYBRID APPROACH OF MANIPULATING MEMORY POINTERS AND ACTUAL PACKET DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13166749
|
Filing Dt:
|
06/22/2011
|
|
Title:
|
PACKET SCHEDULING USING A PROGRAMMABLE WEIGHTED FAIR QUEUING SCHEDULER THAT EMPLOYS DEFICIT ROUND ROBIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13167552
|
Filing Dt:
|
06/23/2011
|
|
Title:
|
Content Addressable Memory Row Having Virtual Ground and Charge Sharing
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13167646
|
Filing Dt:
|
06/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/27/2012
| | | | |
|
Title:
|
CONTENT ADDRESSABLE MEMORY ARRAY HAVING VIRTUAL GROUND NODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
13169682
|
Filing Dt:
|
06/27/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2011
| | | | |
|
Title:
|
ENCODING DATA FOR STORAGE IN A CONTENT ADDRESSABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13173576
|
Filing Dt:
|
06/30/2011
|
|
Title:
|
LOW POWER SERIAL LINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13182379
|
Filing Dt:
|
07/13/2011
|
|
Title:
|
METHODS, SYSTEMS AND CIRCUITS FOR CANCELLING REFLECTIONS ON A CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
13190179
|
Filing Dt:
|
07/25/2011
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2011
| | | | |
|
Title:
|
SYSTEM FOR DYNAMICALLY MANAGING POWER CONSUMPTION IN A SEARCH ENGINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13192381
|
Filing Dt:
|
07/27/2011
|
|
Title:
|
INTEGRATED CIRCUIT DEVICES, SYSTEMS AND METHODS HAVING AUTOMATIC CONFIGURABLE MAPPING OF INPUT AND/OR OUTPUT DATA CONNECTIONS
|
|
