skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054479/0842   Pages: 121
Recorded: 11/19/2020
Attorney Dkt #:0941-4477M
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 727
Page 8 of 8
Pages: 1 2 3 4 5 6 7 8
1
Patent #:
Issue Dt:
05/14/2019
Application #:
15258217
Filing Dt:
09/07/2016
Publication #:
Pub Dt:
04/06/2017
Title:
METHODS OF ERROR DETECTION IN FABRICATION PROCESSES
2
Patent #:
Issue Dt:
04/09/2019
Application #:
15272924
Filing Dt:
09/22/2016
Publication #:
Pub Dt:
03/22/2018
Title:
GAS FLOW PROCESS CONTROL SYSTEM AND METHOD USING CRYSTAL MICROBALANCE(S)
3
Patent #:
Issue Dt:
05/09/2017
Application #:
15285985
Filing Dt:
10/05/2016
Title:
LOW LEAKAGE GATE CONTROLLED VERTICAL ELECTROSTATIC DISCHARGE PROTECTION DEVICE INTEGRATION WITH A PLANAR FINFET
4
Patent #:
Issue Dt:
06/25/2019
Application #:
15290569
Filing Dt:
10/11/2016
Publication #:
Pub Dt:
04/12/2018
Title:
TUNABLE CURRENT RATIO IN A CURRENT MIRROR
5
Patent #:
Issue Dt:
05/07/2019
Application #:
15292184
Filing Dt:
10/13/2016
Publication #:
Pub Dt:
02/02/2017
Title:
TEST STRUCTURE MACRO FOR MONITORING DIMENSIONS OF DEEP TRENCH ISOLATION REGIONS AND LOCAL TRENCH ISOLATION REGIONS
6
Patent #:
Issue Dt:
01/29/2019
Application #:
15297848
Filing Dt:
10/19/2016
Publication #:
Pub Dt:
04/19/2018
Title:
CONTROLLING OF ETCH DEPTH IN DEEP VIA ETCHING PROCESSES AND RESULTANT STRUCTURES
7
Patent #:
Issue Dt:
11/20/2018
Application #:
15343021
Filing Dt:
11/03/2016
Publication #:
Pub Dt:
03/16/2017
Title:
VERTICAL SLIT TRANSISTOR WITH OPTIMIZED AC PERFORMANCE
8
Patent #:
Issue Dt:
08/29/2017
Application #:
15352102
Filing Dt:
11/15/2016
Title:
METHODS OF FORMING SEMICONDUCTOR DEVICES USING SEMI-BIDIRECTIONAL PATTERNING
9
Patent #:
Issue Dt:
01/29/2019
Application #:
15355256
Filing Dt:
11/18/2016
Publication #:
Pub Dt:
05/24/2018
Title:
EARLY DEVELOPMENT OF A DATABASE OF FAIL SIGNATURES FOR SYSTEMATIC DEFECTS IN INTEGRATED CIRCUIT (IC) CHIPS
10
Patent #:
Issue Dt:
07/09/2019
Application #:
15367366
Filing Dt:
12/02/2016
Publication #:
Pub Dt:
03/23/2017
Title:
FIN STRUCTURES AND MULTI-VT SCHEME BASED ON TAPERED FIN AND METHOD TO FORM
11
Patent #:
Issue Dt:
03/26/2019
Application #:
15372929
Filing Dt:
12/08/2016
Publication #:
Pub Dt:
06/14/2018
Title:
ACTIVE AND PASSIVE COMPONENTS WITH DEEP TRENCH ISOLATION STRUCTURES
12
Patent #:
Issue Dt:
03/26/2019
Application #:
15374453
Filing Dt:
12/09/2016
Publication #:
Pub Dt:
04/06/2017
Title:
METHODS OF ERROR DETECTION IN FABRICATION PROCESSES
13
Patent #:
Issue Dt:
01/01/2019
Application #:
15375623
Filing Dt:
12/12/2016
Publication #:
Pub Dt:
06/14/2018
Title:
PHOTOMASK BLANK INCLUDING A THIN CHROMIUM HARDMASK
14
Patent #:
Issue Dt:
02/13/2018
Application #:
15392042
Filing Dt:
12/28/2016
Title:
CRACK PREVENT AND STOP FOR THIN GLASS SUBSTRATES
15
Patent #:
Issue Dt:
08/20/2019
Application #:
15401299
Filing Dt:
01/09/2017
Publication #:
Pub Dt:
07/12/2018
Title:
CREATING KNOWLEDGE BASE FOR OPTICAL PROXIMITY CORRECTION TO REDUCE SUB-RESOLUTION ASSIST FEATURE PRINTING
16
Patent #:
Issue Dt:
04/17/2018
Application #:
15425338
Filing Dt:
02/06/2017
Publication #:
Pub Dt:
05/25/2017
Title:
FORMING ZIG-ZAG TRENCH STRUCTURE TO PREVENT ASPECT RATIO TRAPPING DEFECT ESCAPE
17
Patent #:
Issue Dt:
02/06/2018
Application #:
15623758
Filing Dt:
06/15/2017
Publication #:
Pub Dt:
10/12/2017
Title:
TWO-DIMENSIONAL SELF-ALIGNED SUPER VIA INTEGRATION ON SELF-ALIGNED GATE CONTACT
18
Patent #:
Issue Dt:
01/01/2019
Application #:
15626241
Filing Dt:
06/19/2017
Publication #:
Pub Dt:
10/05/2017
Title:
SHAPED TERMINALS FOR A BIPOLAR JUNCTION TRANSISTOR
19
Patent #:
Issue Dt:
04/02/2019
Application #:
15654130
Filing Dt:
07/19/2017
Publication #:
Pub Dt:
11/02/2017
Title:
CHIP JOINING BY INDUCTION HEATING
20
Patent #:
Issue Dt:
06/18/2019
Application #:
15657666
Filing Dt:
07/24/2017
Publication #:
Pub Dt:
01/18/2018
Title:
WAFER RIGIDITY WITH REINFORCEMENT STRUCTURE
21
Patent #:
Issue Dt:
07/09/2019
Application #:
15658721
Filing Dt:
07/25/2017
Publication #:
Pub Dt:
11/09/2017
Title:
MODEL-BASED GENERATION OF DUMMY FEATURES
22
Patent #:
Issue Dt:
03/12/2019
Application #:
15662594
Filing Dt:
07/28/2017
Publication #:
Pub Dt:
05/17/2018
Title:
METHODS OF FORMING SEMICONDUCTOR DEVICES USING SEMI-BIDIRECTIONAL PATTERNING
23
Patent #:
Issue Dt:
04/24/2018
Application #:
15699138
Filing Dt:
09/08/2017
Publication #:
Pub Dt:
01/11/2018
Title:
SEMICONDUCTOR STRUCTURE WITH SELF-ALIGNED WELLS AND MULTIPLE CHANNEL MATERIALS
24
Patent #:
Issue Dt:
10/29/2019
Application #:
15791210
Filing Dt:
10/23/2017
Publication #:
Pub Dt:
10/03/2019
Title:
METHOD OF PATTERNING TARGET LAYER
25
Patent #:
Issue Dt:
05/07/2019
Application #:
15817554
Filing Dt:
11/20/2017
Publication #:
Pub Dt:
03/29/2018
Title:
TWO-DIMENSIONAL SELF-ALIGNED SUPER VIA INTEGRATION ON SELF-ALIGNED GATE CONTACT
26
Patent #:
Issue Dt:
06/18/2019
Application #:
15858691
Filing Dt:
12/29/2017
Publication #:
Pub Dt:
06/28/2018
Title:
CRACK PREVENT AND STOP FOR THIN GLASS SUBSTRATES
27
Patent #:
Issue Dt:
08/13/2019
Application #:
15868248
Filing Dt:
01/11/2018
Publication #:
Pub Dt:
05/17/2018
Title:
APPARATUS AND METHOD FOR VECTOR S-PARAMETER MEASUREMENTS
Assignor
1
Exec Dt:
04/10/2020
Assignee
1
P.O. BOX 309, UGLAND HOUSE
GRAND CAYMAN, CAYMAN ISLANDS KY1-1104
Correspondence name and address
BIRCH, STEWART, KOLASCH & BIRCH, LLP
8110 GATEHOUSE ROAD, SUITE 100 EAST
FALLS CHURCH, VA 22042-1248

Search Results as of: 06/03/2024 01:18 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT