Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 012458/0851 | |
| Pages: | 4 |
| | Recorded: | 01/09/2002 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
09807500
|
Filing Dt:
|
06/11/2001
|
|
Title:
|
AREA EFFICIENT REALIZATION OF COEFFICIENT ARCHITECTURE FOR BIT-SERIAL FIR, IIR FILTERS AND COMBINATIONAL/SEQUENTIAL LOGIC STRUCTURE WITH ZERO LATENCY CLOCK OUTPUT
|
|
|
Assignees
|
|
|
|
|
| 28 ANG MO KIO INDUSTRIAL PARK 2 |
| 569508, SINGAPORE, SINGAPORE |
|
|
|
|
|
| SECTOR 16A, INSTITUTIONAL AREA |
| NOIDA 201 301 UTTAR PRADESH, INDIA |
|
|
Correspondence name and address
|
| |
SEED INTELLECTUAL PROPERTY LAW GROUP
|
| |
MICHAEL J. DONOHUE
|
| |
701 FIFTH AVENUE, SUITE 6300
|
| |
SEATTLE, WA 98104-7092
|
Search Results as of:
05/25/2024 07:22 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
