Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 040274/0857 | |
| Pages: | 3 |
| | Recorded: | 11/10/2016 | | |
Attorney Dkt #: | 163325/1173-414 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2018
|
Application #:
|
15280328
|
Filing Dt:
|
09/29/2016
|
Publication #:
|
|
Pub Dt:
|
03/29/2018
| | | | |
Title:
|
CACHE MEMORY CLOCK GENERATION CIRCUITS FOR REDUCING POWER CONSUMPTION AND READ ERRORS IN CACHE MEMORY
|
|
Assignee
|
|
|
5775 MOREHOUSE DRIVE |
SAN DIEGO, CALIFORNIA 92121 |
|
Correspondence name and address
|
|
W&T/QUALCOMM
|
|
106 PINEDALE SPRINGS WAY
|
|
CARY, NC 27511
|
Search Results as of:
05/29/2024 05:40 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|