Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 006534/0861 | |
| Pages: | 3 |
| | Recorded: | 05/03/1993 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
09/27/1994
|
Application #:
|
08055567
|
Filing Dt:
|
05/03/1993
|
Title:
|
MULTILAYER POLYSILICON GATE SELF-ALIGN PROCESS FOR VLSI CMOS DEVICE
|
|
Assignee
|
|
|
NO. 13, INNOVATION RD. 1 |
SCIENCE BASED INDUSTRIAL PARK |
HSINCHU, TAIWAN R.O.C. |
|
Correspondence name and address
|
|
GEORGE O. SAILE
|
|
20 MCINTOSH DR.
|
|
POUGHKEEPSIE, NY 12603
|
Search Results as of:
05/23/2024 09:50 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|