Total properties:
214
Page
1
of
3
Pages:
1 2 3
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1992
|
Application #:
|
07662530
|
Filing Dt:
|
02/28/1991
|
|
Title:
|
INTEGRATED CRYSTAL OSCILLATOR WITH CIRCUIT FOR LIMITING CRYSTAL POWER DISSIPATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1995
|
Application #:
|
07689358
|
Filing Dt:
|
04/22/1991
|
|
Title:
|
INTEGRATED CIRCUIT CHIP CORE LOGIC SYSTEM CONTROLLER WITH POWER SAVING FEATURES FOR A MICROCOMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1993
|
Application #:
|
07779701
|
Filing Dt:
|
10/21/1991
|
|
Title:
|
PACKAGING FOR POPULATED CIRCUIT BOARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1996
|
Application #:
|
07795161
|
Filing Dt:
|
11/19/1991
|
|
Title:
|
PAGE MODE BUFFER CONTROLLER FOR TRANSFERRING NB BYTE PAGES BETWEEN A HOST AND BUFFER MEMORY WITHOUT INTERRUPTION EXCEPT FOR REFRESH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/1995
|
Application #:
|
07830041
|
Filing Dt:
|
01/31/1992
|
|
Title:
|
INTELLIGENT HARDWARE FOR AUTOMATICALLY CONTROLLING BUFFER MEMORY STORAGE SPACE IN A DISK DRIVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08145037
|
Filing Dt:
|
10/28/1993
|
|
Title:
|
METHOD AND STRUCTURE FOR LOCATING AND SKIPPING OVER SERVO BURSTS ON A MAGNETIC DISK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08153560
|
Filing Dt:
|
11/17/1993
|
|
Title:
|
INTELLIGENT HARDWARE FOR AUTOMATICALLY READING AND WRITING MULTIPLE SECTORS OF DATA BETWEEN A COMPUTER BUS AND A DISK DRIVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08220075
|
Filing Dt:
|
03/30/1994
|
|
Title:
|
ADAPTER FOR COMPUTER INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/1997
|
Application #:
|
08269491
|
Filing Dt:
|
06/30/1994
|
|
Title:
|
SCB ARRAY EXTERNAL TO A HOST ADAPTER INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08300284
|
Filing Dt:
|
09/02/1994
|
|
Title:
|
TIME DOMAIN SIGNAL FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08301463
|
Filing Dt:
|
09/07/1994
|
|
Title:
|
METHOD AND APPARATUS FOR AUTOMATICALLY LOADING CONFIGURATION DATA ON RESET INTO A HOST ADAPTER INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08301510
|
Filing Dt:
|
09/07/1994
|
|
Title:
|
SYNCHRONIZATION CIRCUIT FOR CLOCKED SIGNALS OF SIMILAR FREQUENCIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/1998
|
Application #:
|
08324298
|
Filing Dt:
|
10/17/1994
|
|
Title:
|
DISK SYSTEM WITH HEADERLESS TRACK FORMAT, EMBEDDED SERVO FIELDS AND CONSTANT DENSITY RECORDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/1997
|
Application #:
|
08454907
|
Filing Dt:
|
05/31/1995
|
|
Title:
|
SERVO BURST CONTROLLER FOR A MAGNETIC DISK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/1997
|
Application #:
|
08465031
|
Filing Dt:
|
06/05/1995
|
|
Title:
|
SYNCHRONIZATION CIRCUIT FOR CLOCKED SIGNALS OF SIMILAR FREQUENCIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08504921
|
Filing Dt:
|
07/20/1995
|
|
Title:
|
SYSTEM FOR TRANSFERRING 32-BIT DOUBLE WORD IDE DATA SEQUENTIALLY WITHOUT AN INTERVENING INSTRUCTION BY AUTOMATICALLY INCREMENTING I/O PORT ADDRESS AND TRANSLATING INCREMENTED ADDRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08522037
|
Filing Dt:
|
09/01/1995
|
|
Title:
|
PROGRAMMABLE DATA TRANSFER WITHOUT SECTOR PULSES IN A HEADERLESS DISK DRIVE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08522639
|
Filing Dt:
|
09/01/1995
|
|
Title:
|
HARDWARE ALIGNMENT IN A HEADERLESS DISK DRIVE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08522687
|
Filing Dt:
|
09/01/1995
|
|
Title:
|
LOGICAL AND PHYSICAL ZONES FOR MANAGEMENT OF DEFECTS IN A HEADERLESS DISK DRIVE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/1998
|
Application #:
|
08542198
|
Filing Dt:
|
10/12/1995
|
|
Title:
|
SYSTEM AND METHOD FOR SOLVING QUADRATIC EQUATION IN GALOIS FIELDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08542262
|
Filing Dt:
|
10/12/1995
|
|
Title:
|
ARITHMETIC LOGIC UNIT AND METHOD FOR NUMERICAL COMPUTATIONS IN GALOIS FIELDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08542277
|
Filing Dt:
|
10/12/1995
|
|
Title:
|
SYSTEM AND METHOD FOR ENCODING AND DECODING DATA USING NUMERICAL COMPUTATIONS IN GALOIS FIELDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
08574534
|
Filing Dt:
|
12/19/1995
|
|
Title:
|
USE OF A STORED SIGNAL TO SWITCH BETWEEN MEMORY BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08603531
|
Filing Dt:
|
02/21/1996
|
|
Title:
|
REMOTE PROCEDURAL CALL COMPONENT MANAGEMENT METHOD FOR A HETEROGENEOUS COMPUTER NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08617994
|
Filing Dt:
|
03/15/1996
|
|
Title:
|
DIGITAL DELAY CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08620266
|
Filing Dt:
|
03/22/1996
|
|
Title:
|
METHOD AND APPARATUS FOR GENERATING ADDRESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08636296
|
Filing Dt:
|
04/23/1996
|
|
Title:
|
HARD DISK FORMAT USING FRAMES OF SECTORS TO OPTIMIZE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08639257
|
Filing Dt:
|
04/23/1996
|
|
Title:
|
SEQUENCER MAP FOR A HARD DISK CONTROLLER COMBINING DATA AND NEXT-ADDRESS FIELDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1998
|
Application #:
|
08666076
|
Filing Dt:
|
06/19/1996
|
|
Title:
|
SYSTEM AND METHOD FOR CO-PLANAR AND NEARLY CO-PLANAR PRINTED CIRCUIT BOARD EXTENSION DOCKING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08709501
|
Filing Dt:
|
09/06/1996
|
|
Title:
|
METHOD FOR DETERMINING WHETHER BI-DIRECTIONAL OR UNIDIRECTIONAL DATA LINE CIRCUITS ARE USED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08766892
|
Filing Dt:
|
12/13/1996
|
|
Title:
|
DUAL EDGE D FLIP FLOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08773386
|
Filing Dt:
|
12/26/1996
|
|
Title:
|
INTEGRATED CIRCUIT TEST STIMULUS VERIFICATION AND VECTOR EXTRACTION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08808099
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
FORMAT CALCULATOR FOR HEADERLESS HARD DISK WITH EMBEDDED SERVO WEDGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
08815645
|
Filing Dt:
|
03/13/1997
|
|
Title:
|
METHOD OF MANAGING HARDWARE CONTROL BLOCKS UTILIZING ENDLESS QUEUE MAINTAINED TO NEVER BE EMPTY AND CONTAINING TAIL POINTER ONLY ACCESSIBLE BY PROCESS EXECUTING ON SYSTEM PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08816980
|
Filing Dt:
|
03/13/1997
|
|
Title:
|
IMPROVED HARDWARE COMMAND BLOCK DELIVERY QUEUE FOR HOST ADAPTERS AND OTHER DEVICES WITH ONBOARD PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08821783
|
Filing Dt:
|
03/21/1997
|
|
Title:
|
ENHANCED DUAL PORT I/O BUS BRIDGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08823779
|
Filing Dt:
|
03/24/1997
|
|
Title:
|
DATA SECTOR MARK GENERATION FOR A HEADERLESS DISK DRIVE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08823958
|
Filing Dt:
|
03/25/1997
|
|
Title:
|
BUS TO BUS BRIDGE DEADLOCK PREVENTION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08824202
|
Filing Dt:
|
03/25/1997
|
|
Title:
|
METHOD AND APPARATUS FOR I/O MULTIPLEXING OF RAM BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08824203
|
Filing Dt:
|
03/25/1997
|
|
Title:
|
DUAL-PURPOSE I/O CIRCUIT IN A COMBINED LINK/PHY INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08829051
|
Filing Dt:
|
03/31/1997
|
|
Title:
|
INTEGRATED CIRCUIT DESIGN FOR SINGLE ENDED RECEIVER MARGIN TRACKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08829316
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
DESIGN VERIFICATION SYSTEM USING EXPECT BUFFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08829463
|
Filing Dt:
|
03/28/1997
|
|
Title:
|
REDUCED-QUALITY RESOLUTION DIGTIAL VIDEO ENCODER/DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08846355
|
Filing Dt:
|
04/30/1997
|
|
Title:
|
METHOD AND APPARATUS FOR NETWORK INTERFACE FETCHING INITIAL AND DATA BURST BLOCKS AND SEGMENTING BLOCKS AND SCHEDULING BLOCKS COMPATIBLE FOR TRANSMISSION OVER MULTIPLE VIRTUAL CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08846706
|
Filing Dt:
|
04/30/1997
|
|
Title:
|
METHODS AND APPARATUSES FOR SCHEDULING ATM CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
08846707
|
Filing Dt:
|
04/30/1997
|
|
Title:
|
PROGRAMMABLE REASSEMBLY OF DATA RECEIVED IN AN ATM NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
08862143
|
Filing Dt:
|
05/22/1997
|
|
Title:
|
IMPROVED HARDWARE CONTROL BLOCK DELIVERY QUEUES FOR HOST ADAPTERS AND OTHER DEVICES WITH ONBOARD PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08869665
|
Filing Dt:
|
06/05/1997
|
|
Title:
|
HOST ADAPTER INTEGRATED CIRCUIT HAVING AUTOACCESS PAUSE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08877115
|
Filing Dt:
|
06/17/1997
|
|
Title:
|
SYSTEM FOR ALIGNING CONTROL WORDS FOR IDENTIFYING BOUNDARIES OF HEADERLESS DATA SECTORS USING AUTOMATIC INCREMENTING AND DISCARDING OF DATA FRAME NUMBERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08882198
|
Filing Dt:
|
06/25/1997
|
|
Title:
|
HOT-SWITCHABLE SCSI CONTROLLER HAVING OUTPUT DRIVERS WITH QUICK TURN-ON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08882199
|
Filing Dt:
|
06/25/1997
|
|
Title:
|
SCSI CONTROLLER HAVING OUTPUT DRIVER WITH SLEW RATE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08884863
|
Filing Dt:
|
06/30/1997
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING CLOCK SKEW IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08903803
|
Filing Dt:
|
07/31/1997
|
|
Title:
|
OBJECT ORIENTED SIMULATION MODELING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08920524
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
HIGH SPEED PHASE LOCK LOOP HAVING HIGH PRECISION CHARGE PUMP WITH ERROR CANCELLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
08924009
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
HIGH SPEED PHASE LOCK LOOP HAVING CONSTANT BANDWIDTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08924028
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
GHZ TRANSCEIVER PHASE LOCK LOOP HAVING AUTOFREQUENCY LOCK CORRECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
08928984
|
Filing Dt:
|
09/12/1997
|
|
Title:
|
MULTIPLE CLIENT MEMORY ARBITRATION SYSTEM CAPABLE OF OPERATING MULTIPLE CONFIGURATION TYPES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08933568
|
Filing Dt:
|
09/19/1997
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING ERROR CORRECTION CODE OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08944336
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
LOW VOLTAGE DIFFERENTIAL DRIVER WITH MULTIPLE DRIVE STRENGTHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08944903
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
LOW VOLTAGE DIFFERENTIAL DUAL RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
08951987
|
Filing Dt:
|
10/16/1997
|
|
Title:
|
HIGH SPEED BOUNDARY SCAN DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08956224
|
Filing Dt:
|
10/21/1997
|
|
Title:
|
METHOD AND APPARATUS FOR AUTOMATICALLY LOADING CONFIGURATION DATA ON RESET INTO A HOST ADAPTER INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
08963899
|
Filing Dt:
|
11/04/1997
|
|
Title:
|
Data Processing System And Virtual Partitioning Method For
Creating Logical Multi-Level Units Of Online Storage
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
08963905
|
Filing Dt:
|
11/04/1997
|
|
Title:
|
MECHANISM FOR INCREMENTAL BACKUP OF ON-LINE FILES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
08964356
|
Filing Dt:
|
11/04/1997
|
|
Title:
|
METHOD FOR RECONFIGURING CONTAINERS WITHOUT SHUTTING DOWN THE SYSTEM AND WITH MINIMAL INTERRUPTION TO ON-LINE PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08965718
|
Filing Dt:
|
11/07/1997
|
|
Title:
|
FAULT TO TOLERANT MULTIPLE CLIENT MEMORY ARBITRATION SYSTEM CAPABLE OF OPERATING MULTIPLE CONFIGURATION TYPES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09001245
|
Filing Dt:
|
12/30/1997
|
|
Title:
|
A TIMER BASED ARBITRATIONS SCHEME FOR A PCI MULTI-FUNCTION DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
09001615
|
Filing Dt:
|
12/31/1997
|
|
Title:
|
METHOD AND SYSTEM FOR CHANGING PERIPHERAL COMPONENT INTERCONNECT CONFIGURATION REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09005792
|
Filing Dt:
|
01/12/1998
|
|
Title:
|
METHODS AND APPARATUS FOR COMMUNICATING BETWEEN NETWORKED PERIPHERAL DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09005799
|
Filing Dt:
|
01/12/1998
|
|
Title:
|
METHOD AND APPARATUS FOR SHARING PERIPHERAL DEVICES OVER A NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09013498
|
Filing Dt:
|
01/26/1998
|
|
Title:
|
METHOD AND APPARATUS FOR ALLOCATING EXCLUSIVE SHARED RESOURCE REQUESTS IN A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09015727
|
Filing Dt:
|
01/29/1998
|
|
Title:
|
ERROR CORRECTION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
09023395
|
Filing Dt:
|
02/13/1998
|
|
Title:
|
INTENTIONALLY MISMATCHED MIRROR PROCESS INVERSE CURRENT SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09032364
|
Filing Dt:
|
02/27/1998
|
|
Title:
|
SYSTEM FOR SHARING PERIPHERAL DEVICES OVER A NETWORK AND METHOD FOR IMPLEMENTING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09046117
|
Filing Dt:
|
03/20/1998
|
|
Title:
|
PIPELINED BERLEKAMP-MASSEY ERROR LOCATOR POLYNOMIAL GENERATING APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09049365
|
Filing Dt:
|
03/27/1998
|
|
Title:
|
AN INTEGRATED CIRCUIT SCSI I/O CELL HAVING SIGNAL ASSERTION EDGE TRIGGERED TIMED GLITCH FILTER THAT DEFINES A STROBE MASKING PERIOD TO PROTECT THE CONTENTS OF DATA LATCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09049375
|
Filing Dt:
|
03/27/1998
|
|
Title:
|
LOW CAPACITANCE ESD SEMICONDUCTOR STRUCTURE HAVING A SOURCE INSIDE A WELL AND THE BOTTOM PORTION OF THE DRAIN INSIDE A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09055105
|
Filing Dt:
|
04/03/1998
|
|
Title:
|
INTEGRATED CIRCUIT SCSI INPUT RECEIVER HAVING PRECISION HIGH SPEED INPUT BUFFER WITH HYSTERESIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09062155
|
Filing Dt:
|
04/16/1998
|
|
Title:
|
METHODS AND APPARATUS FOR PROVIDING REDUCED BIT RATE DIGITAL VIDEO FORMATS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09062278
|
Filing Dt:
|
04/17/1998
|
|
Title:
|
REDUNDANT BUS BRIDGE SYSTEMS AND METHODS USING SEPARATELY-POWERED BUS BRIDGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09063635
|
Filing Dt:
|
04/20/1998
|
|
Title:
|
ARITHMETIC LOGIC UNIT AND METHOD FOR NUMERICAL COMPUTATIONS IN GALOIS FIELDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09072916
|
Filing Dt:
|
05/04/1998
|
|
Title:
|
MULTIPLE FREQUENCY CLOCK GENERATION AND SYNCHRONIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09087433
|
Filing Dt:
|
05/29/1998
|
|
Title:
|
RAM BASED ERROR CORRECTION CODE ENCODER AND SYNDROME GENERATOR WITH PROGRAMMABLE INTERLEAVING DEGREES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09087731
|
Filing Dt:
|
05/29/1998
|
|
Title:
|
DEVICE AND METHOD FOR EXTENDING ERROR CORRECTION BEYOND ONE SECTOR TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09088810
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
EXECUTION SUSPENSION AND RESUMPTION IN MULTI-TASKING HOST ADAPTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09089013
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
SYSTEM FOR REGISTER PARTITIONING IN MULTI-TASKING HOST ADAPTERS BY ASSIGNING A REGISTER SET AND A UNIQUE INDENTIFIER IN EACH OF A PLURALITY OF HARDWARE MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09089054
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
TIMER USING A SINGLE COUNTER TO TRACK MULTIPLE TIME-OUTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09089068
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
COMMUNICATIONS INTERFACE ADAPTER FOR A COMPUTER SYSTEM INCLUDING POSTING OF SYSTEM INTERRUPT STATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09089278
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
MONITOR PORT WITH SELECTABLE TRACE SUPPORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09095908
|
Filing Dt:
|
06/11/1998
|
|
Title:
|
BUS SYSTEM EXPANDABLE BY CONNECTION OF A BUS BRIDGE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09096033
|
Filing Dt:
|
06/11/1998
|
|
Title:
|
STACKED I/O BRIDGE CIRCUIT ASSEMBLIES HAVING FLEXIBLY CONFIGURABLE CONNECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09096096
|
Filing Dt:
|
06/11/1998
|
|
Title:
|
MODULAR BUS BRIDGE SYSTEM COMPATIBLE WITH MULTIPLE BUS PIN CONFIGURATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09096300
|
Filing Dt:
|
06/02/1998
|
|
Title:
|
A NON-INVASIVE BUS MASTER BACK-OFF CIRCUIT AND METHOD FOR SYSTEMS HAVING A PLURALITY OF BUS MASTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09099666
|
Filing Dt:
|
06/18/1998
|
|
Title:
|
HIGH SPEED GAIN STAGE WITH DC OFFSET CANCELLATION FOR SERVO DEMODULATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09107240
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
A SCAN CELL INCLUDING A PROPAGATION DELAY AND ISOLATION ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09110783
|
Filing Dt:
|
07/06/1998
|
|
Title:
|
INTELLIGENT BACKUP AND RESTORING SYSTEM AND METHOD FOR IMPLEMENTING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09113729
|
Filing Dt:
|
07/10/1998
|
|
Title:
|
BIAS COMPENSATOR FOR DIFFERENTIAL TRANSMISSION LINE WITH VOLTAGE BIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09116434
|
Filing Dt:
|
07/15/1998
|
|
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION BUS/DIE EDGE SEAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09119716
|
Filing Dt:
|
07/20/1998
|
|
Title:
|
ONE-PIECE MULTIPLE-COMPARTMENT SHIPPING AND DISPLAY BOX
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09127647
|
Filing Dt:
|
07/31/1998
|
|
Title:
|
DATA COMMUNICATIONS SYSTEM
|
|
