Total properties:
576
Page
2
of
6
Pages:
1 2 3 4 5 6
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08466665
|
Filing Dt:
|
06/06/1995
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH SELECTABLE DEVICE INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08468746
|
Filing Dt:
|
06/06/1995
|
|
Title:
|
APPARATUS OF FORMATION OF CHEMICALLY AMPLIFIED RESIST PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/1997
|
Application #:
|
08486289
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
TRANSFERRING DIGITAL DATA IN UNITS OF 2 BYTES TO INCREASE UTILIZATION OF 2-BYTE-WIDE BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08488867
|
Filing Dt:
|
06/09/1995
|
|
Title:
|
METHOD AND APPARATUS FOR DESIGNING THE LAYOUT OF CIRCUIT COMPONENT PATTERNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08490082
|
Filing Dt:
|
06/13/1995
|
|
Title:
|
PULSE-WIDTH-EXTENSION CIRCUIT AND ELECTRONIC DEVICE INCLUDING THE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/1996
|
Application #:
|
08491762
|
Filing Dt:
|
06/19/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY WITH HIERARCHICAL BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08492311
|
Filing Dt:
|
06/19/1995
|
|
Title:
|
SYNCHRONIZING CIRCUIT FOR DIVIDING A FREQUENCY OF A CLOCK SIGNAL SUPPLIED FROM AN EXTERNAL DEVICE INTO A PLURALITY OF INTERNAL CLOCK SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/1997
|
Application #:
|
08493452
|
Filing Dt:
|
06/23/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH IMPROVED OPERATING SPEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1996
|
Application #:
|
08498347
|
Filing Dt:
|
07/05/1995
|
|
Title:
|
PLASMA DOWNSTREAM PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1996
|
Application #:
|
08502315
|
Filing Dt:
|
07/13/1995
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES HAVING SILICIDE ELECTRODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08505888
|
Filing Dt:
|
07/24/1995
|
|
Title:
|
BGA SEMICONDUCTOR DEVICE INCLUDING A PLURALITY OF SEMICONDUCTOR CHIPS LOCATED ON UPPPER AND LOWER SURFACES OF A FIRST SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/1996
|
Application #:
|
08506641
|
Filing Dt:
|
07/25/1995
|
|
Title:
|
X-Y STAGE AND CHARGED PARTICLE BEAM EXPOSURE APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08507640
|
Filing Dt:
|
07/25/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY HAVING SELF-REFRESH FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08510862
|
Filing Dt:
|
08/03/1995
|
|
Title:
|
SEMICONDUCTOR CIRCUIT HAVING MOS CIRCUIT FOR USE IN STRONG ELECTRIC FIELD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08512222
|
Filing Dt:
|
08/07/1995
|
|
Title:
|
CLOCK SIGNAL GENERATING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1998
|
Application #:
|
08512912
|
Filing Dt:
|
08/09/1995
|
|
Title:
|
BLOCK MASK AND CHARGED PARTICLE BEAM EXPOSURE METHOD AND APPARATUS USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08513641
|
Filing Dt:
|
08/10/1995
|
|
Title:
|
MOS STATIC RAM WITH IMPROVED SOFT ERROR RESISTANCE; HIGH-LEVEL SUPPLY VOLTAGE DROP DETECTION CIRCUIT AND COMPLEMENTARY SIGNAL TRANSITION DETECTION CIRCUIT FOR THE SAME; AND SEMICONDUCTOR DEVICE WITH IMPROVED INTERSIGNAL TIME MARGIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08516410
|
Filing Dt:
|
08/17/1995
|
|
Title:
|
GLITCH NOISE PRODUCING SEMICONDUCTOR DEVICE FOR TESTING SEMICONDUCTOR COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08518688
|
Filing Dt:
|
08/24/1995
|
|
Title:
|
FLASH MEMORY DEVICE HAVING ERASE VERIFICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08521439
|
Filing Dt:
|
08/30/1995
|
|
Title:
|
CHARGE-PUMP TYPE BOOSTER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/1997
|
Application #:
|
08521440
|
Filing Dt:
|
08/30/1995
|
|
Title:
|
PLASMA PROCESSING WITH INDUCTIVE COUPLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/1997
|
Application #:
|
08527893
|
Filing Dt:
|
09/14/1995
|
|
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE HAVING A SILICIDE LOCAL INTER- CONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08527979
|
Filing Dt:
|
09/14/1995
|
|
Title:
|
METHOD FOR RINSING PLATE-SHAPED ARTICLES AND CLEANING BATH AND CLEANING EQUIPMENT USED IN THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1998
|
Application #:
|
08531449
|
Filing Dt:
|
09/21/1995
|
|
Title:
|
TEST BOARD FOR TESTING A SEMICONDUCTOR DEVICE AND METHOD OF TESTING THE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08539202
|
Filing Dt:
|
10/04/1995
|
|
Title:
|
PROCESS FOR IMMERSING A SUBSTRATE IN A PLURALITY OF PROCESSSING BATHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08542622
|
Filing Dt:
|
10/13/1995
|
|
Title:
|
PLASMA PROCESSING WITH LESS DAMAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/1997
|
Application #:
|
08588911
|
Filing Dt:
|
01/19/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A SUPPORTING LEAD TO SUPPORT A BYPASS LEAD PORTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08590362
|
Filing Dt:
|
01/25/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN IMPROVED RELIABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
08592481
|
Filing Dt:
|
01/26/1996
|
|
Title:
|
SEMICONDUCTOR STORAGE DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08593337
|
Filing Dt:
|
01/29/1996
|
|
Title:
|
MULTICHIP-MODULE HAVING AN HDI AND A TEMPORARY SUPPORTING SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
08597879
|
Filing Dt:
|
02/07/1996
|
|
Title:
|
METHOD FOR FORMING INSULATING FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08609840
|
Filing Dt:
|
03/01/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH IMPROVED HEAT DISSIPATION EFFICIENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08610190
|
Filing Dt:
|
03/04/1996
|
|
Title:
|
CHARGED PARTICLE BEAM EXPOSURE SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
08611007
|
Filing Dt:
|
03/05/1996
|
|
Title:
|
METHOD OF PRODUCING A SEMICONDUCTOR DEVICE HAVING A LEAD PORTION WITH OUTER CONNECTING TERMINAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08612750
|
Filing Dt:
|
03/08/1996
|
|
Title:
|
TEST BOARD FOR TESTING A SEMICONDUCTOR DEVICE, METHOD OF TESTING THE SEMICONDUCTOR DEVICE, CONTACT DEVICE, TEST METHOD USING THE CONTACT DEVICE, AND TEST JIG FOR TESTING THE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
08621597
|
Filing Dt:
|
03/26/1996
|
|
Title:
|
THIN FILM DEPOSITION METHOD, CAPACITOR DEVICE AND METHOD FOR FABRICATING THE SAME, AND SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08625675
|
Filing Dt:
|
04/03/1996
|
|
Title:
|
APPARATUS FOR SPIN COATING, A METHOD FOR SPIN COATING AND A METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08626906
|
Filing Dt:
|
04/04/1996
|
|
Title:
|
METHOD OF AND SYSTEM FOR CHARGED PARTICLE BEAM EXPOSURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08630851
|
Filing Dt:
|
04/11/1996
|
|
Title:
|
SEMICONDUCTOR CIRCUIT WITH REDUCED P-N JUNCTION CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08630994
|
Filing Dt:
|
04/12/1996
|
|
Title:
|
TRANSIMPEDANCE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/1997
|
Application #:
|
08657484
|
Filing Dt:
|
05/23/1996
|
|
Title:
|
METHOD AND CIRCUIT FOR SHORTCIRCUITING DATA TRANSFER LINES AND SEMICONDUCTOR MEMORY DEVICE HAVING THE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08661011
|
Filing Dt:
|
06/10/1996
|
|
Title:
|
FABRICATION PROCESS OF A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A LOCAL INTERCONNECT PATTERN AND A SEMICONDUCTER INTEGRATED CIRCUIT DEVICE FABRICATED ACCORDING TO SUCH A FABRICATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08666808
|
Filing Dt:
|
06/19/1996
|
|
Title:
|
DRY CLEANING PROCESS FOR CLEANING A SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08668332
|
Filing Dt:
|
06/25/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY WITH HIERARCHICAL BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08670256
|
Filing Dt:
|
06/20/1996
|
|
Title:
|
METHOD OF AND SYSTEM FOR CHARGED PARTICLE BEAM EXPOSURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
08681978
|
Filing Dt:
|
07/30/1996
|
|
Title:
|
TIMING CONTROLLER AND CONTROLLED DELAY CIRCUIT FOR CONTROLLING TIMING OR DELAY TIME OF A SIGNAL BY CHANGING PHASE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08682134
|
Filing Dt:
|
07/17/1996
|
|
Title:
|
A MEHTOD FOR PLASMA DOWNSTREAM PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
08684859
|
Filing Dt:
|
07/25/1996
|
|
Title:
|
METHOD OF STORING BRUSH USED IN SUBSTRATE SURFACE TREATMENT AND CONTAINER FOR STORING SUCH BRUSH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08689794
|
Filing Dt:
|
08/13/1996
|
|
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY CAPABLE OF SELECTIVELY PERFORMING A PRE-CONDITIONING OF THRESHOLD VOLTAGE BEFORE AN ERASE SELF-TEST OF MEMORY CELLS AND A METHOD RELATED THEREWITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
08693635
|
Filing Dt:
|
08/09/1996
|
|
Title:
|
MANUFACTURE OF SEMICONDUCTOR DEVICE WITH SALICIDE ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/1997
|
Application #:
|
08694288
|
Filing Dt:
|
08/08/1996
|
|
Title:
|
OPERATIONAL AMPLIFIER HAVING STABLE OPERATIONS FOR A WIDE RANGE OF SOURCE VOLTAGE, AND CURRENT DETECTOR CIRCUIT EMPLOYING A SMALL NUMBER OF ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08694521
|
Filing Dt:
|
08/09/1996
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING FUNDAMENTAL CELLS AND METHOD OF MANUFACTURING THE SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE USING THE FUNDAMENTAL CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08706829
|
Filing Dt:
|
09/03/1996
|
|
Title:
|
PROCESS FOR FABRICATING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08715327
|
Filing Dt:
|
09/18/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A THROUGH-HOLE FORMED ON DIFFUSED LAYER BY SELF-ALIGNMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08718515
|
Filing Dt:
|
10/08/1996
|
|
Title:
|
METHOD FOR FORMING RESIST PATTERNS BY USING AN AMMONIUM OR MORPHOLINE COMPOUND AS A DEVELOPER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08719399
|
Filing Dt:
|
09/24/1996
|
|
Title:
|
MANUFACTURE OF SEMICONDUCTOR DEVICE HAVING LOW CONTACT RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
08721637
|
Filing Dt:
|
09/26/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08722934
|
Filing Dt:
|
09/30/1996
|
|
Title:
|
REFERENCE VOLTAGE GENERATING CIRCUIT HAVING STEP-DOWN CIRCUIT OUTPUTTING A VOLTAGE EQUAL TO A REFERENCE VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08735570
|
Filing Dt:
|
10/23/1996
|
|
Title:
|
NEGATIVE TYPE COMPOSITION FOR CHEMICALLY AMPLIFIED RESIST AND PROCESS AND APPARATUS OF FORMATION OF CHEMICALLY AMPLIFIED RESIST PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/1997
|
Application #:
|
08736459
|
Filing Dt:
|
10/24/1996
|
|
Title:
|
METHOD AND DEVICE FOR PROXIMITY-EFFECT CORRECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08744048
|
Filing Dt:
|
11/06/1996
|
|
Title:
|
DEVICE HAVING RESIN PACKAGE WITH PROJECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08745632
|
Filing Dt:
|
11/08/1996
|
|
Title:
|
CHARGED PARTICLE BEAM EXPOSURE SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08754615
|
Filing Dt:
|
11/20/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH FIRST AND SECOND WELLS WHICH HAVE OPPOSITE CONDUCTIVITY TYPES AND A THIRD WELL REGION FORMED ON ONE OF THE FIRST AND SECOND WELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08755550
|
Filing Dt:
|
11/22/1996
|
|
Title:
|
MOS STATIC RAM WITH IMPROVED SOFT ERROR RESISTANCE; HIGH-LEVEL SUPPLY VOLTAGE DROP DETECTION CIRCUIT AND COMPLEMENTARY SIGNAL TRANSITION DETECTION CIRCUIT FOR THE SAME; AND SEMICONDUCTOR DEVICE WITH IMPROVED INTERSIGNAL TIME MARGIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08758861
|
Filing Dt:
|
12/02/1996
|
|
Title:
|
PHASE SHIFTER ARRANGING METHOD AND COMPUTER READABLE MEDIUM STORING PROGRAM FOR CARRYING OUT THE METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08794773
|
Filing Dt:
|
02/03/1997
|
|
Title:
|
REFERENCE VOLTAGE GENERATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08805317
|
Filing Dt:
|
02/24/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE UNIT HAVING BALL-GRID-ARRAY TYPE PACKAGE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
08805752
|
Filing Dt:
|
02/25/1997
|
|
Title:
|
VACUUM PROCESSING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08805753
|
Filing Dt:
|
02/25/1997
|
|
Title:
|
FABRICATION PROCESS OF A SEMICONDUCTOR DEVICE INCLUDING GRINDING OF A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08805757
|
Filing Dt:
|
02/25/1997
|
|
Title:
|
VACUUM PROCESSING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08808811
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
MULTI-CHIP SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
08810773
|
Filing Dt:
|
03/05/1997
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2001
| | | | |
|
Title:
|
METHOD FOR THE FORMATION OF RESIST PATTERNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
08816887
|
Filing Dt:
|
03/13/1997
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
08820357
|
Filing Dt:
|
03/12/1997
|
|
Title:
|
IC SOCKET, A TEST METHOD USING THE SAME AND AN IC SOCKET MOUNTING MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08842534
|
Filing Dt:
|
04/15/1997
|
|
Title:
|
TRANSCURRENT CIRCUIT AND CURRENT-VOLTAGE TRANSFORMING CIRCUIT USING THE TRANSCURRENT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
08847222
|
Filing Dt:
|
05/01/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A LEAD PORTION WITH OUTER CONNECTING TERMINALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08852159
|
Filing Dt:
|
05/06/1997
|
|
Title:
|
TEST BOARD AND A TEST METHOD USING THE SAME PROVIDING IMPROVED ELECTRICAL CONNECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08859036
|
Filing Dt:
|
05/20/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A PLURALITY OF INPUT/OUT PUT CELL AREAS WITH REDUCED PITCHES THERE BETWEEN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08862878
|
Filing Dt:
|
05/27/1997
|
|
Title:
|
SEMICONDUCTOR IC DEVICE WITH TRANSISTORS OF DIFFERENT CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08865165
|
Filing Dt:
|
05/29/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN INSULATION FILM OF LOW PERMITTIVITY AND A FABRICATION PROCESS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
08870293
|
Filing Dt:
|
06/06/1997
|
|
Title:
|
MANUFACTURE METHOD OF SEMICONDUCTOR DEVICE WITH SUPPRESSED IMPURITY DIFFUSION FROM GATE ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08873722
|
Filing Dt:
|
06/12/1997
|
|
Title:
|
SEMICONDUCTOR UNIT HAVING SEMICONDUCTOR DEVICE AND MULTILAYER SUBSTRATE, IN WHICH GROUNDING CONDUCTORS SURROUND CONDUCTORS USED FOR SIGNAL AND POWER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
08876908
|
Filing Dt:
|
06/16/1997
|
|
Title:
|
HIGHLY INTEGRATED AND RELIABLE DRAM ADAPTED FOR SELF-ALIGNED CONTACT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
08878510
|
Filing Dt:
|
06/19/1997
|
|
Title:
|
DRAM SEMICONDUCTOR DEVICE INCLUDING OBLIQUE AREA IN ACTIVE REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
08880443
|
Filing Dt:
|
06/24/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD FOR MAKING WIRING LAYOUT OF SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08886013
|
Filing Dt:
|
06/30/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE AND HEAT SINK USED THEREIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08890888
|
Filing Dt:
|
07/10/1997
|
|
Title:
|
PULSE SIGNAL SHAPER IN A SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
08890991
|
Filing Dt:
|
07/10/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH SELF-ALIGNED CONTACT AND ITS MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08892066
|
Filing Dt:
|
07/14/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08892976
|
Filing Dt:
|
07/15/1997
|
|
Title:
|
CHARGED PARTICLE BEAM EXPOSURE METHOD AND CHARGED PARTICLE BEAM EXPOSURE APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08893072
|
Filing Dt:
|
07/15/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY WITH HIERARCHICAL BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08901279
|
Filing Dt:
|
07/29/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A DIELECTRIC FILM AND A FABRICATION PROCESS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
08902278
|
Filing Dt:
|
07/29/1997
|
|
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE USING A CMP PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08904441
|
Filing Dt:
|
07/31/1997
|
|
Title:
|
SUM-OF-PRODUCTS ARITHMETIC UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
08912371
|
Filing Dt:
|
08/18/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE IN WHICH CHIP ELECTRODDES ARE CONNECTED TO TERNINALS ARRANGED ALONG THE PERIPHERY AOF AN INSULATIVE BOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08915140
|
Filing Dt:
|
08/20/1997
|
|
Title:
|
ESD TOLERATED SOI DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08924958
|
Filing Dt:
|
09/08/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE AND ASSEMBLY BOARD HAVING THOUGH-HOLES FILLED WITH FILLING CORE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08927209
|
Filing Dt:
|
09/11/1997
|
|
Title:
|
FABRICATION PROCESS OF A SEMICONDUCTOR DEVICE INCLUDING A DICING PROCESS OF A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2002
|
Application #:
|
08928770
|
Filing Dt:
|
09/12/1997
|
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
08931444
|
Filing Dt:
|
09/16/1997
|
|
Title:
|
SYNCHRONIZING CIRCUIT
|
|
