skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:049440/0876   Pages: 79
Recorded: 06/12/2019
Attorney Dkt #:1093893 PT
Conveyance: SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 317
Page 1 of 4
Pages: 1 2 3 4
1
Patent #:
Issue Dt:
07/28/1987
Application #:
06757582
Filing Dt:
07/22/1985
Title:
METHODS FOR FORMING LATERAL AND VERTICAL DMOS TRANSISTORS
2
Patent #:
Issue Dt:
06/16/1987
Application #:
06808575
Filing Dt:
12/13/1985
Title:
POWER SUPPLY HAVING DUAL RAMP CONTROL CIRCUIT
3
Patent #:
Issue Dt:
10/18/1988
Application #:
06808904
Filing Dt:
12/13/1985
Title:
INSULATED GATE TRANSISTOR WITH LATCHING INHIBITED
4
Patent #:
Issue Dt:
08/23/1988
Application #:
06816593
Filing Dt:
01/06/1986
Title:
INTEGRATED BURIED ZENER DIODE AND TEMPERATURE COMPENSATION TRANSISTOR
5
Patent #:
Issue Dt:
01/17/1989
Application #:
06838217
Filing Dt:
03/10/1986
Title:
METHOD FOR MANUFACTURING A POWER MOS TRANSISTOR
6
Patent #:
Issue Dt:
12/29/1987
Application #:
06871006
Filing Dt:
06/05/1986
Title:
FABRICATION OF DOUBLE DIFFUSED METAL OXIDE SEMICONDUCTOR TRANSISTOR
7
Patent #:
Issue Dt:
12/18/1990
Application #:
06890218
Filing Dt:
07/25/1986
Title:
CURRENT SOURCE WITH A PROCESS SELECTABLE TEMPERATURE COEFFICIENT
8
Patent #:
Issue Dt:
11/24/1987
Application #:
06894418
Filing Dt:
08/08/1986
Title:
MANUFACTURE OF TRIMMABLE HIGH VALUE POLYCRYSTALLINE SILICON RESISTOR
9
Patent #:
Issue Dt:
05/02/1989
Application #:
06927882
Filing Dt:
11/06/1986
Title:
IMPLANTATION OF IONS INTO AN INSULATING LAYER TO INCREASE PLANAR PN JUNCTION BREAKDOWN VOLTAGE
10
Patent #:
Issue Dt:
04/25/1989
Application #:
07010924
Filing Dt:
02/05/1987
Title:
METHOD FOR OBTAINING REGIONS OF DIELECTRICALLY ISOLATED SINGLE CRYSTAL SILICON
11
Patent #:
Issue Dt:
01/17/1989
Application #:
07014961
Filing Dt:
02/17/1987
Title:
METHOD AND APPARATUS FOR INCREASING BREAKDOWN OF A PLANAR JUNCTION
12
Patent #:
Issue Dt:
08/01/1989
Application #:
07036777
Filing Dt:
04/10/1987
Title:
SWITCH INTERFACE CIRCUIT FOR POWER MOSFET GATE DRIVE CONTROL
13
Patent #:
Issue Dt:
07/26/1988
Application #:
07084541
Filing Dt:
08/12/1987
Title:
ION IMPLANTATION OF THIN FILM CRSI2 AND SIC RESISTORS
14
Patent #:
Issue Dt:
09/27/1988
Application #:
07089184
Filing Dt:
08/25/1987
Title:
METHOD OF BONDING SEMICONDUCTOR WAFERS
15
Patent #:
Issue Dt:
12/13/1988
Application #:
07095481
Filing Dt:
09/10/1987
Title:
DENSE VERTICAL J-MOS TRANSISTOR
16
Patent #:
Issue Dt:
05/30/1989
Application #:
07099452
Filing Dt:
09/21/1987
Title:
DUAL-GATE HIGH DENSITY FET
17
Patent #:
Issue Dt:
11/17/1992
Application #:
07107725
Filing Dt:
10/08/1987
Title:
VERTICAL CURRENT FLOW FIELD EFFECT TRANSISTOR
18
Patent #:
Issue Dt:
07/04/1989
Application #:
07115076
Filing Dt:
10/29/1987
Title:
BURIED GATE JFET
19
Patent #:
Issue Dt:
12/26/1989
Application #:
07133710
Filing Dt:
12/16/1987
Title:
HIGH VOLTAGE LEVEL SHIFT SEMICONDUCTOR DEVICE
20
Patent #:
Issue Dt:
03/28/1989
Application #:
07138989
Filing Dt:
12/29/1987
Title:
A POWER MOS TRANSISTOR WITH EQUIPOTENTIAL RING
21
Patent #:
Issue Dt:
04/03/1990
Application #:
07138999
Filing Dt:
12/29/1987
Title:
GROOVED DMOS PROCESS WITH VARYING GATE DIELECTRIC THICKNESS
22
Patent #:
Issue Dt:
06/26/1990
Application #:
07141877
Filing Dt:
01/06/1988
Title:
METHOD FOR IMPROVED ALIGNMENT FOR SEMICONDUCTOR DEVICES WITH BURIED LAYERS
23
Patent #:
Issue Dt:
10/30/1990
Application #:
07167617
Filing Dt:
03/14/1988
Title:
TRENCH POWER MOSFET DEVICE
24
Patent #:
Issue Dt:
12/27/1988
Application #:
07195436
Filing Dt:
05/16/1988
Title:
HIGH VOLTAGE DRIFTED-DRAIN MOS TRANSISTOR
25
Patent #:
Issue Dt:
01/23/1990
Application #:
07243166
Filing Dt:
09/08/1988
Title:
VERTICAL DMOS POWER TRANSISTOR WITH AN INTEGRAL OPERATING CONDITION SENSOR
26
Patent #:
Issue Dt:
04/24/1990
Application #:
07246937
Filing Dt:
09/19/1988
Title:
POWER TRANSISTOR WITH INTEGRATED GATE RESISTOR
27
Patent #:
Issue Dt:
10/20/1992
Application #:
07268839
Filing Dt:
11/08/1988
Title:
COMPLEMENTARY, ISOLATED DMOS IC TECHNOLOGY
28
Patent #:
Issue Dt:
10/08/1991
Application #:
07285842
Filing Dt:
12/15/1988
Title:
SELF-ALIGNED LDD LATERAL DMOS TRANSISTOR WITH HIGH-VOLTAGE INTERCONNECT CAPABILITY
29
Patent #:
Issue Dt:
12/10/1991
Application #:
07290546
Filing Dt:
12/27/1988
Title:
TRENCH DMOS POWER TRANSISTOR WITH FIELD-SHAPING BODY PROFILE AND THREE-DIMENSIONAL GEOMETRY
30
Patent #:
Issue Dt:
05/29/1990
Application #:
07334806
Filing Dt:
04/05/1989
Title:
RUGGED LATERAL DMOS TRANSISTOR STRUCTURE
31
Patent #:
Issue Dt:
08/28/1990
Application #:
07406844
Filing Dt:
09/13/1989
Title:
METHOD AND APPARATUS FOR IMPROVING THE ON-VOLTAGE CHARACTERISTICS OF A SEMICONDUCTOR DEVICE
32
Patent #:
Issue Dt:
04/28/1992
Application #:
07451518
Filing Dt:
12/15/1989
Title:
MOS TRANSISTOR WITH A CHARGE INDUCED DRAIN EXTENSION
33
Patent #:
Issue Dt:
09/18/1990
Application #:
07453367
Filing Dt:
12/21/1989
Title:
JUNCTION FIELD-EFFECT TRANSISTOR WITH A NOVEL GATE
34
Patent #:
Issue Dt:
07/21/1992
Application #:
07498170
Filing Dt:
03/23/1990
Title:
OPTIMIZATION OF BV AND RDS-ON BY GRADED DOPING IN LDD AND OTHER HIGH VOLTAGE IC
35
Patent #:
Issue Dt:
03/24/1992
Application #:
07677203
Filing Dt:
03/29/1991
Title:
FUZED SOLID ELECTROLYTE CAPACITOR
36
Patent #:
Issue Dt:
10/01/1991
Application #:
07677204
Filing Dt:
03/29/1991
Title:
MOLDED FUZED SOLID ELECTROLYTE CAPACITOR
37
Patent #:
Issue Dt:
07/21/1992
Application #:
07678578
Filing Dt:
03/29/1991
Title:
METHOD FOR FABRICATING A HIGH VOLTAGE MOS TRANSISTOR
38
Patent #:
Issue Dt:
03/29/1994
Application #:
07762103
Filing Dt:
09/18/1991
Title:
TRENCH DMOS POWER TRANSISTOR WITH FIELD-SHAPING BODY PROFILE AND THREE-DIMENSIONAL GEOMETRY
39
Patent #:
Issue Dt:
06/08/1993
Application #:
07849723
Filing Dt:
03/11/1992
Title:
HIGH VOLTAGE MOS TRANSISTOR WITH REDUCED PARASITIC CURRENT GAIN
40
Patent #:
Issue Dt:
03/29/1994
Application #:
07910864
Filing Dt:
07/08/1992
Title:
VERTICAL CURRENT FLOW FIELD EFFECT TRANSISTOR WITH THICK INSULATOR OVER NON-CHANNEL AREAS
41
Patent #:
Issue Dt:
04/25/1995
Application #:
08047723
Filing Dt:
04/14/1993
Title:
DMOS POWER TRANSISTORS WITH REDUCED NUMBER OF CONTACTS USING INTEGRATED BODY-SOURCE CONNECTIONS
42
Patent #:
Issue Dt:
04/16/1996
Application #:
08062503
Filing Dt:
05/14/1993
Title:
DISCONNECT SWITCH CIRCUIT TO POWER HEAD RETRACT IN HARD DISK DRIVE MEMORIES
43
Patent #:
Issue Dt:
05/07/1996
Application #:
08318027
Filing Dt:
10/04/1994
Title:
METHOD OF MAKING LIGHTLY-DOPED DRAIN DMOS WITH IMPROVED BREAKDOWN CHARACTERISTICS
44
Patent #:
Issue Dt:
01/07/1997
Application #:
08415009
Filing Dt:
03/31/1995
Title:
PUNCH-THROUGH FIELD EFFECT TRANSISTOR
45
Patent #:
Issue Dt:
07/20/1999
Application #:
08487789
Filing Dt:
06/07/1995
Title:
GAS-BASED SUBSTRATE DEPOSITION PROTECTION
46
Patent #:
Issue Dt:
07/15/1997
Application #:
08647073
Filing Dt:
05/08/1996
Title:
METHOD FOR FORMING AN ISOLATION STRUCTURE AND A BIPOLAR TRANSISTOR ON A SEMICONDUCTOR SUBSTRATE
47
Patent #:
Issue Dt:
07/08/2003
Application #:
08800972
Filing Dt:
02/19/1997
Title:
LOW-SIDE BIDIRECTIONAL BATTERY DISCONNECT SWITCH
48
Patent #:
Issue Dt:
06/20/2000
Application #:
08832012
Filing Dt:
04/02/1997
Title:
TRENCH-GATED SCHOTTKY DIODE WITH INTEGRAL CLAMPING DIODE
49
Patent #:
Issue Dt:
09/30/2003
Application #:
08851608
Filing Dt:
05/05/1997
Title:
TRENCH DMOS POWER TRANSISTOR WITH FIELD-SHAPING BODY PROFILE AND THREE-DIMENSIONAL GEOMETRY
50
Patent #:
Issue Dt:
12/12/2000
Application #:
09074185
Filing Dt:
05/07/1998
Title:
MULTI-TAP THIN FILM INDUCTOR
51
Patent #:
Issue Dt:
03/20/2001
Application #:
09089250
Filing Dt:
06/02/1998
Title:
VERTICAL TRENCH-GATED POWER MOSFET HAVING STRIPE GEOMETRY AND HIGH CELL DENSITY
52
Patent #:
Issue Dt:
08/21/2001
Application #:
09293380
Filing Dt:
04/16/1999
Title:
METHOD OF FORMING VERTICAL PLANAR DMOSFET WITH SELF-ALIGNED CONTACT
53
Patent #:
Issue Dt:
07/31/2001
Application #:
09314621
Filing Dt:
05/19/1999
Title:
METHOD OF FORMING VERTICAL MOSFET DEVICE HAVING VOLTAGE-CLAMPED GATE AND SELF-ALIGNED CONTACT
54
Patent #:
Issue Dt:
11/13/2001
Application #:
09395094
Filing Dt:
09/13/1999
Title:
CHIP SCALE SURFACE MOUNT PACKAGES FOR SEMICONDUCTOR DEVICE AND PROCESS OF FABRICATING THE SAME
55
Patent #:
Issue Dt:
08/07/2001
Application #:
09395095
Filing Dt:
09/13/1999
Title:
PROCESS OF FABRICATING A CHIP SCALE SURFACE MOUNT PACKAGE FOR SEMICONDUCTOR DEVICE
56
Patent #:
Issue Dt:
03/18/2003
Application #:
09419824
Filing Dt:
10/15/1999
Title:
RF MODEM UTILIZING SAW RESONATOR AND CORRELATOR AND COMMUNICATIONS TRANSCEIVER CONSTRUCTED THEREFROM
57
Patent #:
Issue Dt:
02/19/2002
Application #:
09428299
Filing Dt:
10/27/1999
Title:
HIGH DENSITY TRENCH-GATED POWER MOSFET
58
Patent #:
Issue Dt:
02/06/2001
Application #:
09441434
Filing Dt:
11/16/1999
Title:
SURFACE MOUNT RESISTOR
59
Patent #:
Issue Dt:
06/01/2004
Application #:
09468249
Filing Dt:
12/10/1999
Title:
SEMICONDUCTOR DIE PACKAGE INCLUDING CUP-SHAPED LEADFRAME
60
Patent #:
Issue Dt:
01/28/2003
Application #:
09471617
Filing Dt:
12/21/1999
Title:
METHOD FOR MAKING FORMED SURFACE MOUNT RESISTOR
61
Patent #:
Issue Dt:
06/11/2002
Application #:
09471622
Filing Dt:
12/21/1999
Title:
METHOD FOR MAKING OVERLAY SURFACE MOUNT RESISTOR
62
Patent #:
Issue Dt:
09/04/2001
Application #:
09476320
Filing Dt:
12/30/1999
Title:
BARRIER ACCUMULATION MODE MOSFET
63
Patent #:
Issue Dt:
09/03/2002
Application #:
09481135
Filing Dt:
01/11/2000
Publication #:
Pub Dt:
05/09/2002
Title:
METHOD OF OPERATION OF PUNCH-THROUGH FIELD EFFECT TRANSISTOR
64
Patent #:
Issue Dt:
10/09/2001
Application #:
09502546
Filing Dt:
02/10/2000
Title:
METHOD AND APPARATUS FOR DELIVERING POWER SIMULTANEOUSLY TO RECHARGEABLE BATTERY AND ELECTRONIC DEVICE
65
Patent #:
Issue Dt:
05/21/2002
Application #:
09545287
Filing Dt:
04/07/2000
Title:
VERTICAL STRUCTURE AND PROCESS FOR SEMICONDUCTOR WAFER-LEVEL CHIP SCALE PACKAGES
66
Patent #:
Issue Dt:
11/29/2005
Application #:
09688300
Filing Dt:
10/13/2000
Title:
RF MODEM AND COMMUNICATIONS TRANSCEIVER UTILIZING SAW DEVICE AND PULSE SHAPING
67
Patent #:
Issue Dt:
08/27/2002
Application #:
09715252
Filing Dt:
11/17/2000
Title:
OVERLAY SURFACE MOUNT RESISTOR
68
Patent #:
Issue Dt:
08/27/2002
Application #:
09733823
Filing Dt:
12/08/2000
Publication #:
Pub Dt:
05/03/2001
Title:
CHIP SCALE SURFACE MOUNT PACKAGE FOR SEMICONDUCTOR DEVICE AND PROCESS OF FABRICATING THE SAME
69
Patent #:
Issue Dt:
05/02/2006
Application #:
09811844
Filing Dt:
03/19/2001
Publication #:
Pub Dt:
09/19/2002
Title:
POWER CHIP RESISTOR
70
Patent #:
Issue Dt:
03/18/2003
Application #:
09816717
Filing Dt:
03/21/2001
Publication #:
Pub Dt:
11/29/2001
Title:
METHOD OF FABRICATING TRENCH-GATED POWER MOSFET
71
Patent #:
Issue Dt:
05/13/2003
Application #:
09844934
Filing Dt:
04/26/2001
Publication #:
Pub Dt:
08/23/2001
Title:
CHIP SCALE SURFACE MOUNT PACKAGE FOR SEMICONDUCTOR DEVICE AND PROCESS OF FABRICATING THE SAME
72
Patent #:
Issue Dt:
05/27/2003
Application #:
09898652
Filing Dt:
07/03/2001
Publication #:
Pub Dt:
01/09/2003
Title:
PROCESS FOR MANUFACTURING TRENCH GATED MOSFET HAVING DRAIN/DRIFT REGION
73
Patent #:
Issue Dt:
04/22/2003
Application #:
09908178
Filing Dt:
07/17/2001
Title:
NOVEL CURRENT LIMITING TECHNIQUE FOR HYBRID POWER MOSFET CIRCUITS
74
Patent #:
Issue Dt:
02/01/2005
Application #:
09927143
Filing Dt:
08/10/2001
Publication #:
Pub Dt:
02/13/2003
Title:
TRENCH MIS DEVICE WITH ACTIVE TRENCH CORNERS AND THICK BOTTOM OXIDE AND METHOD OF MAKING THE SAME
75
Patent #:
Issue Dt:
04/19/2005
Application #:
09927320
Filing Dt:
08/10/2001
Publication #:
Pub Dt:
02/13/2003
Title:
TRENCH MIS DEVICE WITH REDUCED GATE-TO-DRAIN CAPACITANCE
76
Patent #:
Issue Dt:
06/01/2004
Application #:
09978603
Filing Dt:
10/15/2001
Publication #:
Pub Dt:
05/16/2002
Title:
LEADFRAME HAVING SLOTS IN A DIE PAD
77
Patent #:
Issue Dt:
03/29/2005
Application #:
10002868
Filing Dt:
11/15/2001
Publication #:
Pub Dt:
05/15/2003
Title:
SURGE CURRENT CHIP RESISTOR
78
Patent #:
Issue Dt:
04/27/2004
Application #:
10078311
Filing Dt:
02/18/2002
Publication #:
Pub Dt:
07/18/2002
Title:
METHOD FOR MAKING OVERLAY SURFACE MOUNT RESISTOR
79
Patent #:
Issue Dt:
01/30/2007
Application #:
10079010
Filing Dt:
02/19/2002
Publication #:
Pub Dt:
10/10/2002
Title:
APPARATUS FOR TANTALUM PENTOXIDE MOISTURE BARRIER IN FILM RESISTORS
80
Patent #:
Issue Dt:
01/21/2003
Application #:
10094476
Filing Dt:
03/07/2002
Publication #:
Pub Dt:
09/05/2002
Title:
METHOD OF MAKING TRENCH-GATED MOSFET HAVING CESIUM GATE OXIDE LAYER
81
Patent #:
Issue Dt:
01/04/2005
Application #:
10104811
Filing Dt:
03/22/2002
Publication #:
Pub Dt:
09/25/2003
Title:
STRUCTURES OF AND METHODS OF FABRICATING TRENCH-GATED MIS DEVICES
82
Patent #:
Issue Dt:
06/07/2005
Application #:
10106812
Filing Dt:
03/26/2002
Publication #:
Pub Dt:
02/13/2003
Title:
TRENCH MIS DEVICE WITH GRADUATED GATE OXIDE LAYER
83
Patent #:
Issue Dt:
04/05/2005
Application #:
10106896
Filing Dt:
03/26/2002
Publication #:
Pub Dt:
02/13/2003
Title:
METHOD OF FABRICATING TRENCH MIS DEVICE WITH GRADUATED GATE OXIDE LAYER
84
Patent #:
Issue Dt:
02/15/2005
Application #:
10113526
Filing Dt:
03/28/2002
Publication #:
Pub Dt:
10/02/2003
Title:
ENCAPSULATION METHOD AND LEADFRAME FOR LEADLESS SEMICONDUCTOR PACKAGES
85
Patent #:
Issue Dt:
03/06/2007
Application #:
10146539
Filing Dt:
05/14/2002
Publication #:
Pub Dt:
09/12/2002
Title:
METHOD OF FABRICATING TRENCH JUNCTION BARRIER RECTIFIER
86
Patent #:
Issue Dt:
04/05/2005
Application #:
10157584
Filing Dt:
05/28/2002
Publication #:
Pub Dt:
12/12/2002
Title:
CHIP SCALE SURFACE MOUNT PACKAGE FOR SEMICONDUCTOR DEVICE AND PROCESS OF FABRICATING THE SAME
87
Patent #:
Issue Dt:
03/23/2004
Application #:
10176570
Filing Dt:
06/21/2002
Publication #:
Pub Dt:
12/25/2003
Title:
THICKER OXIDE FORMATION AT THE TRENCH BOTTOM BY SELECTIVE OXIDE DEPOSITION
88
Patent #:
Issue Dt:
03/14/2006
Application #:
10180154
Filing Dt:
06/25/2002
Publication #:
Pub Dt:
12/25/2003
Title:
SELF-ALIGNED DIFFERENTIAL OXIDATION IN TRENCHES BY ION IMPLANTATION
89
Patent #:
Issue Dt:
09/16/2003
Application #:
10208121
Filing Dt:
07/29/2002
Publication #:
Pub Dt:
03/27/2003
Title:
PRECISION HIGH-FREQUENCY CAPACITOR FORMED ON SEMICONDUCTOR SUBSTRATE
90
Patent #:
Issue Dt:
09/16/2003
Application #:
10208599
Filing Dt:
07/29/2002
Publication #:
Pub Dt:
02/13/2003
Title:
PRECISION HIGH-FREQUENCY CAPACITOR ON SEMICONDUCTOR SUBSTRATE
91
Patent #:
Issue Dt:
07/29/2003
Application #:
10211438
Filing Dt:
08/02/2002
Publication #:
Pub Dt:
01/09/2003
Title:
TRENCH MOSFET HAVING IMPLANTED DRAIN-DRIFT REGION
92
Patent #:
Issue Dt:
04/27/2004
Application #:
10233184
Filing Dt:
09/03/2002
Publication #:
Pub Dt:
03/04/2004
Title:
FLIP CHIP RESISTOR AND ITS MANUFACTURING METHOD
93
Patent #:
Issue Dt:
09/20/2005
Application #:
10244777
Filing Dt:
09/16/2002
Publication #:
Pub Dt:
01/23/2003
Title:
INDUCTOR COIL AND METHOD FOR MAKING SAME
94
Patent #:
Issue Dt:
02/22/2005
Application #:
10247906
Filing Dt:
09/20/2002
Title:
SEMICONDUCTOR SUBSTRATE WITH TRENCHES FOR REDUCING SUBSTRATE RESISTANCE
95
Patent #:
Issue Dt:
01/14/2014
Application #:
10254385
Filing Dt:
09/24/2002
Publication #:
Pub Dt:
03/25/2004
Title:
METHOD OF FORMING SELF ALIGNED CONTACTS FOR A POWER MOSFET
96
Patent #:
Issue Dt:
07/26/2005
Application #:
10264816
Filing Dt:
10/03/2002
Publication #:
Pub Dt:
04/03/2003
Title:
METHOD FOR MAKING TRENCH MIS DEVICE WITH REDUCED GATE-TO-DRAIN CAPACITANCE
97
Patent #:
Issue Dt:
06/21/2005
Application #:
10291153
Filing Dt:
11/07/2002
Publication #:
Pub Dt:
03/27/2003
Title:
SEMICONDUCTOR ASSEMBLY WITH PACKAGE USING CUP-SHAPED LEAD FRAME
98
Patent #:
Issue Dt:
05/17/2005
Application #:
10304261
Filing Dt:
11/25/2002
Publication #:
Pub Dt:
05/27/2004
Title:
METHOD OF MANUFACTURING A RESISTOR
99
Patent #:
Issue Dt:
07/20/2004
Application #:
10317568
Filing Dt:
12/12/2002
Publication #:
Pub Dt:
06/05/2003
Title:
METHOD FOR MAKING TRENCH MOSFET HAVING IMPLANTED DRAIN-DRIFT REGION
100
Patent #:
Issue Dt:
04/25/2006
Application #:
10326311
Filing Dt:
12/19/2002
Publication #:
Pub Dt:
06/24/2004
Title:
TRENCH MIS DEVICE HAVING IMPLANTED DRAIN-DRIFT REGION AND THICK BOTTOM OXIDE AND PROCESS FOR MANUFACTURING THE SAME
Assignors
1
Exec Dt:
06/05/2019
2
Exec Dt:
06/05/2019
3
Exec Dt:
06/05/2019
4
Exec Dt:
06/05/2019
5
Exec Dt:
06/05/2019
6
Exec Dt:
06/05/2019
7
Exec Dt:
06/05/2019
8
Exec Dt:
06/05/2019
9
Exec Dt:
06/05/2019
10
Exec Dt:
06/05/2019
11
Exec Dt:
06/05/2019
12
Exec Dt:
06/05/2019
Assignee
1
IL1-1145/54/63, P.O. BOX 6026
CHICAGO, ILLINOIS 60603-6026
Correspondence name and address
JAY DASILVA
1025 VERMONT AVE NW, SUITE 1130
COGENCY GLOBAL INC.
WASHINGTON, DC 20005

Search Results as of: 05/23/2024 10:15 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT