Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 058960/0876 | |
| Pages: | 5 |
| | Recorded: | 02/07/2022 | | |
| Conveyance: | RELEASE OF SECURITY INTEREST AT REEL 034036 FRAME 0779 |
|
|
Total properties:
8
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
10097687
|
Filing Dt:
|
03/12/2002
|
|
Publication #:
|
|
Pub Dt:
|
09/18/2003
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR TRANSLATION OF SDRAM AND DDR SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12702998
|
Filing Dt:
|
02/09/2010
|
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR BLOCK-BASED DATA STRIPING TO SOLID-STATE MEMORY MODULES WITH OPTIONAL DATA FORMAT PROTOCOL TRANSLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
13277720
|
Filing Dt:
|
10/20/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/25/2013
| | | | |
|
Title:
|
COMPUTING SYSTEM WITH NON-DISRUPTIVE FAST MEMORY RESTORE MECHANISM AND METHOD OF OPERATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2016
|
Application #:
|
13303818
|
Filing Dt:
|
11/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
|
Title:
|
NON-VOLATILE MEMORY PACKAGING SYSTEM WITH CACHING AND METHOD OF OPERATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
13303863
|
Filing Dt:
|
11/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
|
Title:
|
MEMORY MANAGEMENT SYSTEM WITH POWER SOURCE AND METHOD OF MANUFACTURE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13568694
|
Filing Dt:
|
08/07/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
|
Title:
|
MULTI-RANK MEMORY MODULE THAT EMULATES A MEMORY MODULE HAVING A DIFFERENT NUMBER OF RANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
13633074
|
Filing Dt:
|
10/01/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
|
Title:
|
EXTENDED CAPACITY MEMORY SYSTEM WITH LOAD RELIEVED MEMORY AND METHOD OF MANUFACTURE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13972337
|
Filing Dt:
|
08/21/2013
|
|
Title:
|
MULTI-RANK MEMORY MODULE THAT EMULATES A MEMORY MODULE HAVING A DIFFERENT NUMBER OF RANKS
|
|
|
Assignee
|
|
|
|
|
| 39870 EUREKA DRIVE |
| NEWARK, CALIFORNIA 94560 |
|
|
Correspondence name and address
|
| |
CT CORPORATION
|
| |
4400 EASTON COMMONS WAY
|
| |
SUITE 125
|
| |
COLUMBUS, OH 43219
|
Search Results as of:
06/05/2024 09:48 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
