Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 019215/0882 | |
| Pages: | 9 |
| | Recorded: | 04/27/2007 | | |
| Conveyance: | SECURITY AGREEMENT |
|
|
Total properties:
5
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
09992637
|
Filing Dt:
|
11/06/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING COMPUTATIONS AND OPERATIONS ON DATA USING DATA STEERING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10213237
|
Filing Dt:
|
08/06/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
|
Title:
|
DUAL-MODE NETWORK STORAGE SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10423499
|
Filing Dt:
|
04/25/2003
|
|
Title:
|
ON-CHIP PACKET-BASED INTERCONNECTIONS USING REPEATERS/ROUTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
10848485
|
Filing Dt:
|
05/17/2004
|
|
Title:
|
DIRECT HARDWARE PROCESSING OF INTERNAL DATA STRUCTURE FIELDS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11169138
|
Filing Dt:
|
06/28/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
|
Title:
|
Method and system for switching and processing data in a processor pipeline in one clock cycle.
|
|
|
Assignee
|
|
|
|
|
| THREE PALO ALTO SQUARE |
| SUITE 150 |
| PALO ALTO, CALIFORNIA 94306 |
|
|
Correspondence name and address
|
| |
LAWRENCE KING
|
| |
KING & KING
|
| |
510 W. 21ST STREET
|
| |
MERCED, CA 95340
|
Search Results as of:
05/26/2024 02:34 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
