|
Total properties:
10
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09213920
|
Filing Dt:
|
12/17/1998
|
|
Title:
|
SYSTEM AND METHOD FOR SEQUENCING PACKETS FOR MULTIPROCESSOR PARALLELIZATION IN A COMPUTER NETWORK SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09383741
|
Filing Dt:
|
08/26/1999
|
|
Title:
|
NETWORK ADAPTER UTILIZING A HASHING FUNCTION FOR DISTRIBUTING PACKETS TO MULTIPLE PROCESSORS FOR PARALLEL PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10116523
|
Filing Dt:
|
04/04/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/09/2003
| | | | |
|
Title:
|
ISCSI TARGET OFFLOAD ADMINISTRATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10733630
|
Filing Dt:
|
12/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
|
Title:
|
INCREASING TCP RE-TRANSMISSION PROCESS SPEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10733668
|
Filing Dt:
|
12/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
|
Title:
|
LIMITING NUMBER OF RETRANSMISSION ATTEMPTS FOR DATA TRANSFER VIA NETWORK INTERFACE CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
10905812
|
Filing Dt:
|
01/21/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
|
Title:
|
RECOVERY FROM ISCSI CORRUPTION WITH RDMA ATP MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11132100
|
Filing Dt:
|
05/18/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
|
Title:
|
NETWORK ACCELERATION ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11132853
|
Filing Dt:
|
05/19/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
|
Title:
|
TRANSMIT FLOW FOR NETWORK ACCELERATION ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11614057
|
Filing Dt:
|
12/20/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
|
Title:
|
COMMUNICATION PATHS FROM AN INFINIBAND HOST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11621789
|
Filing Dt:
|
01/10/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
|
Title:
|
DESCRIPTOR PREFETCH MECHANISM FOR HIGH LATENCY AND OUT OF ORDER DMA DEVICE
|
|
