Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 060928/0898 | |
| Pages: | 2 |
| | Recorded: | 08/29/2022 | | |
| Attorney Dkt #: | 82314862US02 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
17822951
|
Filing Dt:
|
08/29/2022
|
|
Publication #:
|
|
Pub Dt:
|
12/28/2023
| | | | |
|
Title:
|
INTERFACE CIRCUIT AND METHOD FOR PROVIDING DC BIAS VOLTAGE CORRECTION
|
|
|
Assignee
|
|
|
|
|
| HIGH TECH CAMPUS |
| EINDHOVEN, NETHERLANDS 5656AG |
|
|
Correspondence name and address
|
| |
NXP SEMICONDUCTORS
|
| |
350 HOLGER WAY
|
| |
SAN JOSE, CA 95134
|
Search Results as of:
06/04/2024 12:05 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
