|
Total properties:
16
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
10140730
|
Filing Dt:
|
05/07/2002
|
|
Title:
|
EXTENDED FLOW-CONTROL FOR LONG-DISTANCE LINKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
10292181
|
Filing Dt:
|
11/12/2002
|
|
Title:
|
ROUTER HAVING A SINGLE CPU MAC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
10391129
|
Filing Dt:
|
03/17/2003
|
|
Title:
|
EFFICIENT REMAINDER CALCULATION FOR EVEN DIVISORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
10614403
|
Filing Dt:
|
07/07/2003
|
|
Title:
|
INTEGRATED CIRCUIT TEST USING CLOCK SIGNAL MODIFICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
10650778
|
Filing Dt:
|
08/29/2003
|
|
Title:
|
INDICATOR PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
10795433
|
Filing Dt:
|
03/09/2004
|
|
Title:
|
SYSTEM AND METHOD FOR TRANSITIONING FROM A LOGICAL STATE TO ANY OTHER LOGICAL STATE BY MODIFYING A SINGLE STATE ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
10896727
|
Filing Dt:
|
07/22/2004
|
|
Title:
|
NETWORK DEVICE WITH MULTIPLE MAC/PHY PORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
11094980
|
Filing Dt:
|
03/31/2005
|
|
Title:
|
LOCAL AREA NETWORK SWITCH USING CONTROL PLANE PACKET MIRRORING TO SUPPORT MULTIPLE NETWORK TRAFFIC ANALYSIS DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
11188828
|
Filing Dt:
|
07/25/2005
|
|
Title:
|
ADDRESS SCOPE CHECKING FOR INTERNET PROTOCOL VERSION 6
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11196961
|
Filing Dt:
|
08/04/2005
|
|
Title:
|
PREVENTING DENIAL-OF-SERVICE ATTACKS EMPLOYING BROADCAST PACKETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
11586299
|
Filing Dt:
|
10/25/2006
|
|
Title:
|
SYSTEM AND METHOD FOR DRAM BANK ASSIGNMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11706021
|
Filing Dt:
|
02/14/2007
|
|
Title:
|
CIRCUIT BOARD LAYOUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
11869308
|
Filing Dt:
|
10/09/2007
|
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
|
Title:
|
MEMORY REPAIR SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2010
|
Application #:
|
11900728
|
Filing Dt:
|
09/13/2007
|
|
Title:
|
FAST FAILOVER RECOVERY FOR STACKABLE NETWORK SWITCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2011
|
Application #:
|
11903034
|
Filing Dt:
|
09/20/2007
|
|
Title:
|
SYSTEM FOR CALIBRATING MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11985478
|
Filing Dt:
|
11/15/2007
|
|
Title:
|
PRESERVING PACKET ORDER FOR DATA FLOWS WHEN APPLYING TRAFFIC SHAPERS
|
|
