Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 009367/0915 | |
| Pages: | 3 |
| | Recorded: | 08/11/1998 | | |
| Conveyance: | CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
5
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08037893
|
Filing Dt:
|
03/26/1993
|
|
Title:
|
FLASH MEMORY MASS STORAGE ARCHITECTURE INCORPORATING WEAR LEVELING TECHNIQUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/1995
|
Application #:
|
08038668
|
Filing Dt:
|
03/26/1993
|
|
Title:
|
FLASH MEMORY MASS STORAGE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/1996
|
Application #:
|
08131495
|
Filing Dt:
|
10/04/1993
|
|
Title:
|
FLASH MEMORY MASS STORAGE ARCHITECTURE INCORPORATING WEAR LEVELING TECHNIQUE WITHOUT USING CAM CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08326884
|
Filing Dt:
|
10/21/1994
|
|
Title:
|
METHOD AND APPARATUS FOR COMBINING CONTROLLER FIRMWARE STORAGE AND CONTROLLER LOGIC IN A MASS STORAGE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08515188
|
Filing Dt:
|
08/15/1995
|
|
Title:
|
A NON-VOLATILE MEMORY SYSTEM OF MULTI-LEVEL TRANSISTOR CELLS AND METHODS USING SAME
|
|
|
Assignee
|
|
|
|
|
| 47421 BAYSIDE PARKWAY |
| FREMONT, CALIFORNIA 94538 |
|
|
Correspondence name and address
|
| |
CLAUDE A.S. HAMRICK
|
| |
SUITE 600
|
| |
TEN ALMADEN BOULEVARD
|
| |
SAN JOSE, CA 95113-2237
|
Search Results as of:
05/29/2024 11:16 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
